


Logic Analyzer LX 1600

User's Manual



Contents

General Instructions	Chapter I
Introduction.....	4
Precautions and safety measures	4
Symbols used	5
Warranty	5
Maintenance and metrological verification	5
Cleaning	5
Description of the Instrument	Chapter II
General view	6
Connection	6
Front view.....	6
View of the card	6
System requirements	8
Software installation	9
Tips and advice.....	13
Getting started	Chapter III
Software interface	14
Hardware installation	11
Basic Layout	Chapter IV
Software installation	9
Menus and Tool Bars	Chapter V
1. File	17
2. Bus/signal	23
3. Trigger	29
4. Run/Stop	33
5. Data	34
6. Tools	46
7. Window	52
8. Help	58
User Interface	Chapter VI
1. Find Data value	64
2. Statistics Features.....	67
3. Customize Interface	70
4. Auto Save	75
5. Color Setting	76
6. Flow of Software Operation.....	80
Introduction to Logic Analysis	Chapter VII
1. Logic Analysis	81
2. Bus Logic Analysis	93
3. Plug Analysis	97
4. Bus Packet List	98
5. Bus Analysis	104
6. Compression	145
7. Signal Filter and Filter Delay	149
8. Noise Filter	153
9. Data Contrast	155
10. Refresh Protocol Analyzer	158
11. Memory Analyzer.....	159
12. Multi-stacked Logic Analyzer Settings.....	166

Contents (cont'd)

Technical Specifications	Chapter IX
Characteristics.....	168

General Specifications	Chapter IX
Environment.....	171
Mains power supply	171
Electromagnetic compatibility	171

Mechanical Specifications	Chapter X
Casing	171
Packaging.....	171

Supply	Chapter XI
Accessories	172



To update the embedded software, log on to the Internet site:
www.chauvin-arnoux.com

Attention ! Before printing this notice, think of the impact on the environment.

General Instructions

Introduction



You have just acquired a Logic Analyzer, congratulations on your choice and thank you for your confidence in the quality of our products.

Precautions and safety measures

definition of measurement categories



CAT II: Test and measurement circuits directly connected to points of use (power outlets and other similar points) on the low voltage network.

E.G.: Measurements on circuits on the household appliance, portable tool and other similar appliances network.

CAT III: Test and measurement circuits connected to the low voltage parts of the building network installation.


E.G. Measurements on distribution panels (including secondary meters), the circuit breakers, cabling including cables, busbars, junction boxes, circuit breakers, power outlets in the fixed installation, and the industrial use appliances and other equipment, such as motors permanently connected to the fixed installation

CAT IV: Test and measurement circuits connected to the source of the low voltage building network installation.

E.G.: Measurements on systems installed before the main fuse or the circuit breaker of the building's installation.

during use



Read carefully all the notes preceded by the symbol .

The instrument power supply is equipped with an electronic protection system which is reset automatically when the fault is eliminated.

Be sure not to obstruct the ventilation holes.

As a safety measure, use only suitable leads and accessories supplied with the instrument or approved by the manufacturer.

When the instrument is connected to the measurement circuits, never touch an unused terminal.

Symbols used



Warning: danger hazard, consult the operating instructions.



Selective sorting of waste for recycling electrical and electronic equipment. In compliance with the WEEE 2002/96/CE directive: must not be considered as household waste.



Earth terminal



USB



European compliance

General Instructions (cont'd)

Warranty



This equipment is warranted 1 year to be free of defects in materials or workmanship, in accordance with the general terms and conditions of sale.

During this period, the manufacturer only can repair the equipment. The manufacturer reserves the right to carry out repair or replacement of all or part of the equipment.

In the event that the equipment is returned to the manufacturer, initial transport costs shall be borne by the customer.

The warranty does not apply in the event of:

- improper use of the equipment or use in connection with incompatible equipment
- modification of the equipment without explicit authorization from the manufacturer's technical services
- repair carried out by a person not certified by the manufacturer
- adaptation for a specific application, not included in the definition of the equipment or the user's manual
- an impact, a fall or a flooding.

Maintenance, Metrologic verification



The device includes no part that can be replaced by the operator. All operations must be carried out by competent approved personnel.

For checks and calibrations, contact one of our accredited metrology laboratories (information and contact details available on request), at our Chauvin Arnoux subsidiary or the branch in your country.

Cleaning



- Turn the instrument off.
- Clean it with a damp cloth and soap.
- Never use abrasive products or solvents.
- Allow to dry before any further use.

Description of the instrument

General View with simplified card




Connection


The power of the Logic Analyzer is powered by the USB connection.



Front view



View of the simplified card



Description of the instrument (cont'd)

List of functional pins

Models	LX 1600
Port A (A0~A7)	○
Port B (B0~B7)	○
Port C (C0~C7)	—
Port D (D0~D7)	—
R_O	○
T_O	○
S_O	○
CLK	○
GND	○
VDD	○
IOA	○
IOB	○
IOC	○
GND	○

Definitions and functions of pins

CLK	Clock	For the External Clock connection.
GND	Ground	Two pins used for grounding the Logic Analyzer with Device Under Test(DUT).
R_O	Read (Out)	When the Logic Analyzer is about to upload data from memory to the PC, the R_O will send a Rising Edge signal of DC3.3V. When the upload is finished, a Falling Edge signal is sent.
T_O	Trigger (Out)	When a trigger condition is established, the T_O will send a Rising Edge signal of DC3.3V. When memory is full, a Falling Edge signal is sent.
S_O	Start (Out)	When a user initiates a sampling task by clicking the RUN icon in the window or clicking the START button on the device, the S_O will send a Rising Edge signal of DC3.3V. When the Logic Analyzer finishes uploading, a falling edge signal is sent.
VDD	Voltage Drain (Semiconductor)	Provides +3.3 V for external modules by draining voltage from the Logic Analyzer.
IOA	Ext. I/O Module A	Transmits signals from an external module or device.
IOB	Ext. I/O Module B	Same as IOA.
IOC	Ext. I/O Module C	Same as IOA.
GND	Ground	Ground the external devices in sequence

Description of the instrument (cont'd)

System requirements This section discusses basic operating system and hardware requirements for the Logic Analyzer. Software and hardware capabilities may vary depending on PC configuration, This manual assumes proper installation of a supported operating system as listed below.

Operating system requirements In this sub-section, we share our experiences testing the Logic Analyzer on the following Microsoft Windows operating systems. Since the Logic Analyzer requires operating system support of the USB protocol, Windows 95r2 and earlier OS versions are incompatible.

	Support	Non-support
Operating System	<ul style="list-style-type: none"> ● Windows 2000 (Professional, Server Family) ● Windows XP (Home, Professional Editions 32-Bit version) ● Windows VISTA (32-Bit) ● Windows 7 (32-Bit and 64-Bit version) 	<ul style="list-style-type: none"> ● Windows NT 4.0 (Workstation & Server, Service Pack 6) ● Windows Server 2003

Hardware System requirements

Hardware	Minimum	Recommended
CPU	166 MHz	900 MHz
Memory	64MB	256MB
Display Device	VGA display capability with 1024X768 resolution or higher	VGA display capability with 1024X768 resolution or higher
Hard disk	at least 100 Mb available space	at least 100 Mb available space
USB	USB1.1 supported	USB2.0 recommended

Getting started

Software Installation

In this section, users will learn how to install the software interface and drivers. As with proper installation of many USB devices, the Logic Analyzer application and driver software must be installed prior to connection of the hardware. The following steps illustrate an installation of the Logic Analyzer. The other two models mentioned in Chapter 1 would follow identical procedures.


Step	Function
1.	Insert the driver CD-ROM in the PC CD drive.
2.	Execute the installation program. Go to the START menu, click START, Run, Browse in sequence, select Setup.exe file in the appropriate model folder and then click OK . It is recommended that all other programs are closed while the installation proceeds.
3.	Choose the Application Setup .
4.	Click Next to proceed with the Install Wizard.
5.	Select " I accept the terms of the license agreement ", and click Next .
6.	Enter User and Company names.
7.	Choose the setup type. We recommend Complete for most users.
8.	Click Install to confirm settings and begin the actual installation.
9.	Click Finish to complete the installation.

Getting started (cond.)

Software Installation (contd).

You may launch « LOGIC ANALYZER » software, in two ways :

1. either from « Scopein@box » osilloscope, with the « LOGICANALYZER » key :



2. or from the Scopein@box « Start » menu, select « LOGICANALYZER » icon:




Getting started (cont'd)


Insert the CD

Start SCOPEin@BOX (from V. 2.03) installation and click "Next".

Select your installation directory



The installation ends up



Click « **Next** » to complete the installation and to start automatically SCOPEin@BOX.

Getting started (cont'd)

Hardware Installation


Connection Hardware installation simply involves connecting the Logic Analyzer to your computer with the included USB cable.

Step 1 Plug the fixed end of the cables into the LA or on the supplied simplified card.



Step 2 Bus connection :

- Directly on the card : plug the loose ends into the connectors on the circuit board to be analyzed.



The following sequence must be observed when connecting the connectors into the circuit board: A0 = Brown, A1 = Red, A2 = Orange, A3 = Yellow, A4 = Green, A5 = Blue, A6 = Purple and A7 = Gray.

- On simplified card with supplied FASTON/BAN :




The circuit board must be grounded to the Logic Analyzer with the connecting cables (6 V max).

Step 3 Plug the square end of the USB cable into the Logic Analyzer.



Getting started (cont'd)

Step 4



Plug the thin end into the computer.

Step 5 At this point, the computer should be able to detect the Logic Analyzer and finalize the installation for USB hardware connection. If not, seek driver USB manually.

Step 6 Press « power ».

Step 7 Open the page “Scopein@box” and click on “Logic Analyzer”.

The data analysis of the probe is done exclusively with an oscilloscope of the Scopein@box type and uses its software. The software of the analyzer is in English, as well as the assistance and the delivered note .pdf.


Product markings

- Display LED :
RUN
READ
TRIGGER
POWER
- START


Getting started (cont'd)

Tips and advice

1. When testing a circuit board, make sure that the internal sampling frequency (within the Logic Analyzer) is at least four times higher than the external board frequency.
2. If the signal connector does not work well with the pins on the test board, try to use the supplied probes.




Probes Supplied with PC-Based Logic Analyzer



3. Usages of probes

3-1. Take the loose end of the cable and insert it into the clip.



3-2. Compress the probe as shown to reveal two metal prongs.


3-3. Place the metal prongs on a metal connector on the testing board and release the fingers so that the prongs can grip the metal connector.

4. Unwanted signals can be filtered out using the **Signal Filter** or **Filter Delay** functions.
5. When measuring for a long period, **Compression** makes memory more efficient.
6. Trigger condition depends on the testing board. If triggering does not work well, try to narrow the trigger conditions and optimize them repeatedly.
7. If a testing board has a lower frequency than Logic Analyzer, sample signals according to the external clock.
8. When sampling from an external clock, filter extra signals with the Signal Filter function.
9. Unused channels may be removed from the Bus/Signal display using Bus/Signal (Menu) → Channels Setup.

Basic Layout

Software Interface

The layout of the Logic Analyzer software interface can be divided into nine sections as shown in the following figure.



1. Menu Bar

All operations are performed directly from the menu bar, including **configure label, rename, execute and stop**. Pull-down menus allow easy navigation through the measurement panel.

2. Tool Bar

The tool bar is the graphical user interface which can make you work with some of the more common applications. From these icons, you can change settings and operate the Logic Analyzer easily.

Note: The prompting information of the shortcut keys has been added in the tooltips of the Tool Bar, that is to say, when users place the cursor on the icons, the corresponding shortcut key information will appear. For example, the prompting information of the New button is "New (Ctrl+N)". "Ctrl+N" is the Shortcut Key of the function of New.

3. Information Bar

The Information Bar displays information about the grids in the waveform, such as: Address, Time, Frequency, Trigger Bar, A Bar, B Bar and other Bar. Details of the labels are below:

Scale - Define the acquisition clock that controls the data sampling

Total - The period of time when Logic Analyzer captures data.

Display Pos - The middle tip means the middle position of the waveform.

Display Range- Display the waveform time range of the current waveform display area.

A Pos - The main function is to set A Bar or the other Bar.

B Pos - The main function is to set B Bar or the other Bar.

A-B - Press the under arrow to exchange and become the other Bar Moreover, you also can execute this function from the other Bar.

Basic Layout (cont'd)

4. Ruler Ruler shows the time position of the waveform shown in the waveform display area or the listing display area.
(Waveform Display / Listing Display)


5. Bus/Signal Edit names of the measured channels; color shown matches the trace color.
(Waveform Display / Listing Display)



6. Trigger Column Trigger Column allows users to adjust signal trigger conditions.

7. Filter Column Filter Column allows users to set Bus or signal filter conditions.

8. Display Area Acquired data is displayed as a waveform or in a list format.

Waveform Display

This interface shows the digital signals. When the signal is logic "0", the waveform will be displayed as .

If the signal is logic "1", the waveform is as . An unknown signal waveform is displayed in gray between the high and low levels as . There are sixteen channels in 16064 and 16128, and thirty two channels in 32128, 321000 and 322000.

Listing Display

This interface shows the digital signals as 1 and 0. Logic 1 is displayed as "1" and logic 0 is displayed as "0".

9. Status Area Display the Logic Analyzer status. The function name is also indicated here.

Menus and Tool Bars

This chapter presents detailed information on the 8 menus and 13 tool items shown in the menu bar.









The eight menu items are:

1. **File**
2. **Bus/Signal**
3. **Trigger**
4. **Run/Stop**
5. **Data, Tools**
6. **Window**
7. **Help**

The fourteen tool items are:

- **Standard**
- **Trigger**
- **Run/Stop**
- **Sampling**
- **Trigger Content Set**
- **Display Mode**
- **Windows**
- **Mouse Pattern**
- **Zoom**
- **Data**
- **Height**
- **Trigger Delay**
- **Font Size**
- **Data Contrast /Screen Display**

1. File

 New	Ctrl+N	
 Open...	Ctrl+O	
Close	Ctrl+F4	← Close - Close the file being worked on.
<hr/>		
 Save	Ctrl+S	
Save As...		
 Auto Save		← Auto Save - Save the required file automatically.
 Export Waveform...	Ctrl+Shift+E	← Export Waveform - Export files into Text (*.txt) and CSV Files (*.csv)
 Export Packet List...		← Export Packet List - Export the active packet list.
 Capture Window...	Ctrl+C	
Language		← Language - Allow users to change the language interface of menus, tool boxes, etc.
 Print...	Ctrl+P	
Print Preview		← Print Preview - Show three options: Bus/Signal & Trigger & Filter, Position Display Area and Waveform Display Area.
Recent File		
Exit		← Exit - Exit the program.




Standard Tool Bar.

File (cont'd)


Menu Item	Detail Menu & Dialog Box
-----------	--------------------------




Open a **new** file.



Open an **existing** file.




Close the active workspace.



Save As Dialog Box

- Save** – Save the current file.
- Save As** – Specify the name of the file to be saved.
- Auto Save** – Save the required file automatically.

File (cont'd)



Export Waveform Dialog Box

Export Waveform: Export a file into text (*.txt) or CSV (*.csv) formats.

Bus Output Parameter: Decide whether or not to display the parameters of the file to be exported.


Perform Model: Choose whether to export the data either vertical or horizontal.

Data Style: Include ALL, ALL BUS, PROTOCOL (HAS CHANNELS), PROTOCOL(NO CHANNELS).

Data Model: Export data changed function; the selected items include ALL Data, Sampling Changed Dot (Compression), Data Changed Dot (Compression). Some of the data value for the signal channels of sampling position are the same, for example, view the data changed and decrease export capacity; this function will be good for users.


Output Range: Choose the range of the data to export from the pull-down menus.

Pop up an export file automatically: The export file can be popped up automatically. Users can decide whether to activate the function; the default is selected. See the export file below:



Export File

File (cont'd)




Export Packet List Dialog Box

Users can use paperwork, register and analyze packet list data.


Pop up an export file automatically: The function of popping up an export file automatically in the Export Packet List dialog box is the same with that of the Export Waveform dialog box.

Export Format: The Export Format is convenient for users to use the captured data in the following process. There are two formats for selecting, Report Form and Pure Data Form. See the following picture:




Export Format Pull-down Menu

In the part of the Export Format, when the users select the Report Form, the "Option" button can't be used; when users select the Pure Data Form, the "Option" button can be used. The "Option" pops up the Option dialog box as follows, where users can customize the export data items in the dialog box which are Packet #, Name, TimeStamp, Length and DESCRIBE.



Option Dialog Box

File (cont'd)



Capture Window

This feature is equivalent to [Alt]+[Print Screen],
or [Print Screen]

Capture to

File – Save the captured image as either a jpeg or bmp.
Clipboard – Copy the captured image to the clipboard for use in other applications.

MsPaint – Directly start MsPaint to view the captured image.

Capture Region

Full Screen – Capture everything on the screen.
Select Region – After pressing the capture button, a cross-hair will appear on the screen. Left click the mouse button to drag an area to capture.

Select Line Color

Click the color box to change the color.

Opposite of Color

Click this check box to ensure that the note text will be the opposite of the line color.

Color of the Note

Choose the color of the note text.

Note

Type in a note to attach to the captured image.

Capture

Click the button to capture the image.


Cancel

Click Cancel to end the capture.

File (cont'd)




Choose among Chinese Simplified (Si), Chinese Traditional (Tr) and English.




When changing languages, the above screen will be displayed and the program will need to be restarted.



This function has been enhanced; now users can select the pages which they want to print or only the Current Page.



Click to enter the **Print** dialog box.



Click to show a **Preview** of the **Print**.




Show the **recently** saved file.



Exit the program.

Menus and Tool Bars (cont'd)

2. Bus / Signal





Bus/Signal Menu. Dialog boxes of the Sampling Setup and Channels Setup are shown and indicated by arrows.







Trigger Tool Box

Menu Bar: Bus/Signal

Menu Item	Detail Menu & Dialog Box
	
	<p>Sampling Setup</p>

Tip:

Icon	Description
	Decrease RAM Size
	Increase RAM Size
	Decrease Internal Clock Frequency
	Increase Internal Clock Frequency



RAM Size

Choose the RAM Size and the internal clock frequency from the pull-down menus.

RAM Size

The amount of the acquired data that can be stored by the Logic Analyzer depends on the amount of the allocated RAM.

The total depth of the memory for the PC-Based Logic Analyzer is 128K Bits in each probe.

If the Logic Analyzer starts gathering data with a 128K memory range, it will take a long time to find the required information.


In order to avoid spending a lot of time gathering data, select a smaller RAM Size. The RAM Size options are 2K, 16K, 32K, 64K, 128K and 256K. So, if gathering data with 128K takes a long time why does 256K make sense? The reason for this extra RAM Size is to cope with the fact that a few of the 1~16 channels may have a large data input.

Tip:

Use the pull-down menu to choose the speed of the clock on the board being tested.

Clock Source

Asynchronous Clock



The sampling frequency should be more than four times higher than the signal to be measured so that the waveform duty cycle depiction will be accurate.

Synchronous Clock



Choose the frequency of the clock on the board of the Logic Analyzer. Select "External Clock" to acquire data through external sampling. Choose either "Rising Edge" or "Falling Edge" to execute the analysis process.

According to the users input the value of external frequency in software, the software can count the relevant value about signal mode and frequency. For example: the value of the message, the time scale and the zoom in and out will be the value of time mode.

Connecting the Synchronous Clock

Use one of the single connecting cables to put one end on the testing board and the other in the LA as shown in the diagram opposite.

Tip:



Compression

Check the box to compress all the data.


Compression is used to compress acquired data through a lossless compressor. The purpose of this compression is to place more data in a limited memory than in an actual memory. The compression rate of the Logic Analyzer can be up to 255 times. This means that the maximum acquisition can be 32M Bits (128Kx255= 32M Bits) for each channel. The chosen capacity of the memory, 1MB, means that the maximum data being sieved out arrives at 1MB*255=255M Bits (Per Channel).

The rate will change depending on the data being analyzed.

Tip:



Signal Filter Setup




Signal Filter Setup Dialog Box

☞ **Select the Signal Filter Setup from the pull-down menu of the Bus/Signal or click the icon or the Button on the Sampling Setup dialog box to open the Signal Filter Setup dialog box.**

The function of Signal Filter is to use an alterable judgment circuit which can filter undesired signals in order to capture and store valuable data in the memory. When the combination of input signals from each channel meets the filter conditions, the section of acquired data will be gathered by the Logic Analyzer and stored in the memory. After storing the data, it will return to the Logic Analyzer's system and be displayed as a waveform. If the combination does not meet the filter conditions, it won't gather and store data.

☞ **There are three modes of Signal Filter configuration for each channel.**

1. = Don't Care means that the Logic Analyzer captures all signals from sampling.




High and Low Levels

It is the system default.

2. = High Level means that the Logic Analyzer captures and displays the input signals satisfying the high level.

3. = Low Level means that the Logic Analyzer captures and displays the input signals satisfying the low level.



High and Low Levels

Signal Filter Delay Setup

Filter Delay – According to the filter condition.


Start Edge – Show the waveform from the start edge to the delay time interval.



Tip:



Channels Setup



Channels Setup

Click the **Add Bus/Signal** button to add a channel. This will appear as 'New0'.

Click the Bus or channel you want to delete and press the **Delete Bus/Signal** button.

Tip:

Add Bus/Signal

Delete Bus/Signal

Delete All

Restore Defaults

Press the Delete All button to delete all the Buses and channels.

Press Restore Defaults to return all channels and Buses to the system defaults.

Select this function when adding and deleting channels, the software reserves the original waveform; not select this function, the waveforms in channel are cleaned up.

Group into Bus **Ctrl+G**

Signals can be grouped into Buses by pressing **Ctrl + G**.

Reserve waveform data and show them


Signals can be added, deleted, copied and grouped into Bus, using the mouse or the keyboard, or right click and select the desired operations from the pull-down menu. The movement of a signal channel are Auto Size (not available in waveform display), Move Left/Up, Move Right/Down, Hide, Show All and Color)

Ungroup from Bus **Ctrl+U**

Ungroup signals from Buses by pressing **Ctrl + U**.


Expand

A Bus contains at least 1 channel. In order to see these channels click the '+' symbol before the name of the Bus.





Expand

If the Bus has been expanded click the '-' symbol before the Bus name to **Collapse** the Bus.



Collapse



Click to change the Bus or signal display.

Change the display of a Bus or a signal.

Size the signal columns automatically.

Highlight a signal or Bus and click **Move Left/Up** to move the signal or Bus up (left) through the list of the Bus/signal.

Highlight a signal or Bus and click **Move Right/Down** to move the signal or Bus down (right) through the list of the Bus/signal.

Highlight a signal or Bus and click **Hide** to hide it.

Click to show all signals and Buses that have been hidden.

Highlight a signal or Bus and click **Color** to change the color.

Tip:

Format Row

Auto Size (it is not available in Waveform Display mode)

Move Left/Up (change to Move Left in Listing Display)

Move Right/Down (change to Move Right in Listing Display)

Hide


Show All
Color



Highlight a signal or Bus and click **Rename** to rename the Bus or signal.

Menus and Tool Bars (cont'd)



3. Trigger





Menu Bar: Trigger

Menu Item


Detail Menu & Dialog Box




Set Bus Trigger



The trigger action tells the Logic Analyzer when sending data to the PC. The trigger conditions determine when the trigger point starts to record the information.




Open the Trigger Mark function.



Tip:

It is an optional function. That is to say, this function can be used in the Modules, 16064, 16128, 32128 and 321000 after registering. And for the 322000, it is not necessary to register as it can be used for free.

Pulse Width Trigger Module: Set a trigger condition for a single channel, and the signal in this channel can be triggered in the predetermined range. However, this function is required to use with the hardware of the Pulse Width Trigger Module. (If you want to learn the detail, please refer to the Specification of the Pulse Width Trigger Module.)




Set the trigger condition as "Don't Care".




Set the trigger condition as "High".




Set the trigger condition as "Low".



Set the trigger condition as **“Rising Edge”**.





Set the trigger condition as **“Falling Edge”**.



Set the trigger condition as **“Either Edge”**.



Reset the trigger condition.



Set Trigger Content

Tip:

Trigger Content Setup

Icon	Description
	Decrease trigger position
	Increase trigger position
N/A	Trigger Page
N/A	Trigger Count

Trigger Level

The voltage level that a trigger source signal must reach before the trigger circuit initiates a sweep.

There are 4 ports available; each port has the ability to assign different voltages to meet the users' requirements.

Use the pull-down menu to choose between TTL (default TTL), CMOS (5V), CMOS (3.3V), ECL and User Defined (choose the value of the Trigger Level – 6.0V to 6.0 V).



Trigger Position, Trigger Page, Trigger Count


(1) represents the Trigger Position of a memory page.

(2) represents the Trigger Page.


(3) represents the Trigger Count.

Tip:


Trigger Delay	
Icon	Description
N/A	Trigger Delay



Set Trigger Delay



Set up **Trigger Delay** clock under time display.




Set up **Trigger Delay** clock under sampling site display.

The **Trigger Delay** setting in **Tool Box** equals to that in the above dialog box.

Tip:

Trigger Range	
Icon	Description
N/A	Trigger Range



Set Trigger Range

Menus and Tool Bars (cont'd)

4.Run / Stop






Run/Stop Menu




Run/Stop Tool Box

Menu Bar: Run/Stop

Menu Item	Detail Menu & Dialog Box
	Click to run once.
	Click to run continuously until the Stop button is pressed.
	Click to stop the repetitive run.

Menus and Tool Bars (cont'd)

5. Data






Data Menu





Data Tool Box

Menu Bar: Data

Menu Item	Detail Menu & Dialog Box
 Select an Analytic Range	Check the box to enable the Analytic Range to be changed by dragging the Ds and Dp bars with the left mouse button.
 Noise Filter ...	Noise Filter: It can filter 0~10 Clock's positive pulse width or negative pulse width signal.




Noise Filter





Bus Width Filter

Select the check box to activate the function of the Bus Width Filter in the dialog box, and then users can input the corresponding value of the width to be filtered in the right edit box. Input the time value of the width when the display is in the Time Display or the Frequency Display, and the unit is based on time, such as s, ms, us, etc.; if the inputted value is out of the range, it will switch to the best time value in range. Input the clock value of the width when the display is in the Sampling Site Display, and the range of the input is from 1 to 65535.

For example, after activating this function, and then input the value, 5ns. The Bus Data which is less than or equal to 5ns will be filtered as the figure below:





Before and After Filtering



Data Contrast

Data Contrast: It is used to contrast the difference for the two files of the same style. One is the Basic File, and the other is the Contrast File. The contrast file can display the difference between the Basic File and the Contrast File.



Waveform-Find Dialog Box without Activating the Function of Chain-Data-Find

Use the pull-down menu to select the Bus/ Signal Name:

The list of Find depends on whether it is a Bus or Signal that is being searched in:

Bus – Choose among =, !=, In Range and Not In Range (enter the value for Min Value and Max Value).

Signal – Choose among Rising Edge, Falling Edge, Either Edge, High and Low.

Start At - Choose the position to start our search by selecting one of the following:

Ds, T, A, B, etc. (select from the pull-down menu).


When Found - Choose A, B or other bars to mark the position where it is coincident with the set conditions.

Statistics – Show the number of instances of the search results.

Remember the final condition




When the find function is used, the function of displaying the final conditions is added. When you have closed the Waveform-Find dialog box, and you want to find the set conditions, you can open the Waveform-Find dialog box again for the system has saved the last set conditions.

It is available only when searching through a Bus.




Waveform-Find Dialog Box with Activating the Function of Chain-Data-Find


The function of Chain-Data-Find is mainly for finding the data in the packets of Bus and Protocol Analyzer which have some serial data. For example, it can start finding with the serial packet segments (there are 0X1, 0X2 and 0X3) in the Bus. It improves the efficiency of Data Find. See the following process:



Process of Activating the Function of Chain-Data-Find



Function of Chain-Data-Find Displayed on the Waveform Window



Pulse Width-Find Dialog Box

Signal Name: It can select the single channel for Find.

Find: It can select the Find conditions which are "In Range", "Min Value", ">", "<" and "=". When users select the option of "In Range", they can input the value of the Min Pulse Width and Max Pulse Width between 1 and 65535 and find the Pulse Width in range. When users select the "Min Value", they can find the Min Pulse Width for the present single channel. When users select the options ">", "<" and "=", they can input the value of the Pulse Width between 1 and 65535 and find the Pulse Width in range.

Start At: Select the Start point of Find. The selectable items are all Bars; the default is the Ds Bar.

End At: Select the End point of Find. The selectable items are all Bars; the default is the Dp Bar.


When Found: Select a Bar to mark the found Pulse Width. The selectable items are all Bars; the default is A Bar.

Statistics: It can count the number of Pulse Width in the present range.


Next: It can find the next Pulse Width.

Previous: It can find the previous Pulse Width.


For example: Find in the A2 channel; the Pulse Width is equal to "40us"; take the A Bar as the mark. See the below figure:




☝ This function is mainly used for finding the pulse width in a single channel and the single channel of a Bus. It improves the efficiency of finding the Pulse Width for engineers and strengthens the Find function of the Logic Analyzer.



Pulse Width-Find on the Waveform Window




Go to the previous edge sweep of the indicated signal.




Go to the next edge sweep of the indicated signal.

Go To T, A, B, or Go To More




Go To T Bar; T Bar will be displayed in the center of the waveform area.

Tip:



- (1) Press T, go to T Bar.
- (2) Press A, go to A Bar.
- (3) Press B, go to B Bar.




The selected bar will be shifted to the center of the waveform area.




Add user defined bars.

1. Click the above menu item from **Data** menu, or click **Add Bar** icon from **Tool Bar**.
2. Give a **Bar Name**, define a **Bar Color**, and set a **Bar Position**.
3. Define the **Bar Key** with the number between 0 and 9.




Add Bar

The number shortcut is set in the Add Bar dialog box. Every new bar can be filled in one number which is used to find the required bar faster; the default number of the new bar is 0. It is noticed that once the number key is set, it can't be modified, and each new bar can named with the same number, that is to say, one number can name many bars.




Add a Bar with the number between 0 and 9

For example, users can set the number 3 as the shortcut key. When users press the number 3 key, the C Bar will be displayed in the centre position of the screen.




Delete a user defined bar.



1. Click the above menu item from **Data** menu, or click **Delete Bar** icon from **Tool Bar**.
2. Select a user defined bar, and click on **Delete**.
3. Delete the selected Bar with the **Delete** key on the **Keyboard**. Use the mouse to select the added bar and press the **Delete** key on the keyboard to delete the bar.



Delete Bar Dialog Box





Delete a selected **Bar**.




To **Zoom In**, left click and drag the mouse/point from left to right.

*A **Zoom-In** or a **Zoom-Out** view will be centered in the **Waveform Display Area**, and the new zoomed view will be sized according to the available space on the display.*



To **Zoom Out**, left click and drag the mouse/point from right to left.



To display the Tooltip, left click and drag the mouse/point from right to left or from left to right.


When users activate the **Zoom** to zoom in / zoom out the selected area, the Tooltip on the right corner of the bottom will display the Time, Clock or Address of the selected area.

When selecting the Zoom function, and users are pressing and dragging the left key, the information on the right corner of the bottom will be changed and updated with the width of the selected area. And the information is displayed on the right corner of the bottom in the way of Tooltip. When users loosen the mouse, the information will disappear.

Tooltip:

Time/Frequency Sample: xxx (time) /ns (unit)

Address: xxx (There is no unit with the address.)



Click **Hand**, and then depress and hold the left mouse button to drag.



Reset the mouse function to the system default.



Zoom In and Out can be switched by changing the percentage value in the pull-down list.

1. The system can set the value of Zoom In and Out:

The default unit is μ s. When zooming in, it will be automatically changed to ns. When zooming out, it will be changed to ms, s or ks.

2. Pull-down Menu:

There are thirty scales.



The maximum zoom in and out is the cycle of each grid, 0.0001 piece.

The minimum zoom in and out is the cycle of each grid, 1,000,000,000.


Zoom in and out (the proportion): with each grid being the cycle, the zoom in and out (%) is 100%. The time of Zoom In and Out counts by the clock of each grid (sample frequency). For example:

(1) Each grid is being a cycle; the zoom in and out is 100%. The time of Zoom In and Out will be presented by the clock of each grid X (1/sample frequency).



(2) Each grid stands for the clock of 100 pieces, the zoom in and out is 1% and the time of Zoom In and Out will be displayed by the cycle of each grid X (1/sample frequency).



Result from Normal to Zoom In




Result from Normal to Zoom Out



Show all Data






Return to the last zoom.




Data Format


Show numerical information in Binary, Decimal, Decimal(signed), Hexadecimal or ASCII format.



Square Waveform



Sawtooth Waveform




The data for list mode are so many, to be convenient for users, that there is adding a List Data Mode function. The formats for the List Data Mode are All Data, Sampling Changed Dot (Compression) and Data Changed Dot (Compression).

All Data: It is the present display mode.

Sampling Changed Dot (Compression): Take the sampling changed dot as the compression data reference dot.


Data Changed Dot (Compression): Take the present data change dot as the compression data reference dot.



List Data Mode: All Data, Sampling Changed Dot (Compression) and Data Changed Dot (Compression).

Menus and Tool Bars (cont'd)

6. Tools



Tools Menu




Show Time/Height Tool Box

Menu Bar: Tools


Menu Item




Detail Menu & Dialog Box




Customize Dialog box




Toolbars Setting




Shortcut Key Setting



Save Setting



Color Setting



Bus Property

Bus: Activate the function of analyzing the Bus.


Color Configuration: Open the Color Configuration dialog box to set the conditions for the Bus.

Activate the Latch Function: Activate the latch function.

Protocol Analyzer: Activate the function of analyzing the Protocol Analyzer.


Use the DsDp: Use the Ds and Dp to help analyze the Protocol Analyzer.

Find: Find the desired Protocol Analyzer module. Users can input the Protocol Analyzer name to quickly find the Protocol Analyzer module from many Protocol Analyzers. After inputting the first character of the name in the Find box of Bus Property dialog box, the corresponding module will be displayed in the Protocol Analyzer list box according to the input character. See the figure below:




Find Editor Box



When you input “I” in the Find editor box, the Protocol Analyzer list displays all Protocol Analyzers with the initial character of “I”; see the below picture:





Find Result



Refresh Protocol Analyzer data.



Multi-stacked Logic Analyzer Settings Dialog Box




Analog Waveform


When the function of Analog Waveform is activated, the Analog Waveform will be displayed in the waveform area of the Bus's sub-channel and take the space of four channels. And four sub-channels won't draw the waveform. It notes that the sub-channel of the Bus must be more than four channels.

The function of Analog Waveform means that the Display Mode of Bus Data is not the Pure Data Mode, while it displays data change with the curve which looks like a waveform, which, in fact, is a curve to describe the data change. So it is called the Analog Waveform.

The Analog Waveform can be divided into two kinds, namely, Single Analog Display and Mixed Analog Display, see the figures as below:




Single Analog Display



Mixed Analog Display

Menus and Tool Bars (cont'd)

7. Windows



Window Menu





Window Tool Box



Menu Bar: **Windows**

Menu Item



Detail Menu & Dialog Box



Display Signals in **Waveform**.




Display Signals in **Listing**.




Navigator **Window**

The Navigator Window is displayed under the waveform display area when activating the Logic Analyzer. The Navigator displays the waveform length of all the captured data; it only can display the waveform of the data of four channels. In the Navigator Window, users can click the Left Key of the mouse to select the waveform randomly. The selected waveform keeps pace with the waveform in the waveform display area. The size of the selection frame is in inverse proportion to the Zoom Rate; the larger the Zoom Rate is, the smaller the size of the selection frame is. Users can also click the Right Key of the mouse to select the displayed channel.




Navigator Window under the waveform display area




Blue Frame in the Navigator Window

There is a blue frame in the above Navigator Window. Users can click the Left Key of the mouse to select the waveform randomly.




Select Channel button

After clicking the Right Key of the mouse, the Select Channel dialog box will pop up as below.




Select Channel dialog box

In the Select Channel dialog box, users can select the channel which users want to display; users can select four channels at most; the defaulted channels are A0, A1, A2 and A3 (there are four channels in total).



Memory Analyzer Interface




Setting: Set up the packet list.

Refresh: Click it, the content in the packet list will be refreshed.


Export: Users can use the fragment to work, record and analyze the packet list data. As Export, according to the packet list arrangement, it exports the text file and csv file.

Synch Parameter: Open the Synch Parameter Setting dialog box.




Display Packet List

Statistics Window...




Statistics Window

Cascade




Cascade Workspace(s)

Horizontal




Align Workspace(s) horizontally




Vertical




Align Workspace(s) vertically



Screen Display:

When there are two displays connecting, users can select , Double Screen Display, to display waveforms on both two displays; it is convenient for displaying more waveforms. , First Screen Display, or , Second Screen Display, can also be selected to display waveforms on the first display or the second display.



Stopwatch Function

Stopwatch Function:


The function will show at right corner of the bottom of the screen while sampling data. It times from users pressing the ensured key at the Bus Property dialog box to Bus insert sending back analyzed data. Please look at the left figure.

It has five functions as following:

Time of waiting for triggering, Time of triggering success, Time of sampling data, Time transmitted to computer after sampling data finished and Time of Bus data overloading.

Menus and Tool Bars (cont'd)

8. Help





Help Menu

Menu Bar: Help

Menu Item

Detail Menu & Dialog Box





Open **Logic Analyzer Help** file.




Orders	Hot key	
Place the A Bar position	A	Move waveform to where takes A-I
Place the B Bar position	B	Move waveform to where takes B-I
Place the T Bar position	T	Position T-Bar to the center of display
Change to Enclose mode	E	Change the mouse mode to Enclose
Change to Hand mode	H	Change the mouse mode to Hand
Put A Bar	Ctrl + A	Put A-Bar on the center of display
Put B Bar	Ctrl + B	Put B-Bar on the center of display
File -> Graph	Ctrl + C	Open the dialogue of Capture Graph
Data -> Enclose	Ctrl + E	To transfer the mode of mouse is to Enclose
Data -> Find Data Value	Ctrl + F	Search specific data with predetermined value
Bus/Signal -> Group into Bus	Ctrl + G	Group selected signals into Bus
File -> New	Ctrl + N	Create a new file
File -> Open	Ctrl + O	Open saved file

The Table of **Keyboard Map**



About PC-Based Logic Analyzer

☞ The function of Software Version Information Display for PC-Based LA means that the software will open a small window which displays the software version, new functions and bug modifications when activating the software. It is convenient for users to know the information of the present software version.



Software Version Information Display Window


Right Key

Menu Item	Detail Menu & Dialog Box
<p>Right Key Menu on the Bus/Signal Column</p>	


The Right Key menu is added on the basis of the Bus/Signal menu. So the function of Sampling Setup, Channels Setup, Bus Property, Group into Bus, Ungroup from Bus, Format Row and Rename are the same as those in the Bus/Signal menu. And the function of the Analog Waveform is the same as that in the Tools menu.

Right Key Menu on the Bus / Signal Column

Reverse



This function of Reverse is used to reverse the collected signal. Change the High Level into the Low Level; change the Low Level into the High Level. The Reverse of Waveform Mode displays with the dashed, so it is easy to distinguish.




Reverse Function Displayed in the Waveform Window


Add Channel ...





Add the required channel in the Bus / Signal column.





Copy the selected channel in Bus / Signal column.



Delete the selected channel in Bus / Signal column.



Delete all Buses and channels in Bus/Signal column.




Restore the deleted Buses and channels in Bus/Signal Column.

Right Key Menu on the Waveform Area

The functions of the right key menu on the waveform area are similar to those of the Data menu.

The menu adds the functions, such as Place Ds and Dp, Add Bar in the waveform display area.





Right Key Menu on the Waveform Area




The right key menu on the waveform area adds the function of Place Ds and Place Dp. However the functions are only used after the Ds and Dp bars are activated, otherwise they will be disable. These functions are the same as that of A Bar.

When the mouse is stopped at a special position, click the right key on the mouse, select the Place Ds or Place Dp, the Ds or Dp bar will move to the special position.



For example, Open "Select an Analytic Range", select the special position is "-10", and then select "Place Ds". See the figure in the right column.



Place Ds Bar



When the mouse is located at a special position on the waveform area, click the right key to select the Add Bar function; a bar will be added automatically in the special position according to the sequence of the word and color. See the C Bar in the position "5" in the right column.




Add a Bar on the Waveform Area.


User Interface

1. Find Data Value

Find Data Value is a very useful tool to help the user to find data on the received signals.

Step 1 Click the Find Data Value  icon; the dialog box of Waveform-Find will appear.

Step 2 Using the pull-down menu, select the Bus/Signal Name. The Bus/Signal listed on the pull-down menu represent the status of the Bus/Signal column as shown :




Step 3 Choose the character for Find. The list of characters depends on whether it is a Bus, Signal, or the protocol analyzer such as I2C, UART, SPI, etc., which is being searched.

Bus: Choose among = , != , In Range and Not In Range (Enter the Min Value or Max Value).


Protocol Analyzer: Choose the segments bits of the protocol analyzer (Select the protocol analyzer item and enter the value for Min Value or Max Value).

Signal: Choose among Rising Edge, Falling Edge, Either Edge, High or Low.


Waveform-Find Dialog Box of the Logic Signal





Waveform-Find Dialog Box of the Logic Bus





Waveform-Find Dialog Box of the Protocol Analyzer I2C





Waveform-Find Dialog
Box of the I2C Signal





Waveform-Find Dialog
Box of the Protocol
Analyzer UART





Waveform-Find Dialog
Box of the UART Signal





Waveform-Find Dialog
Box of the Protocol
Analyzer SPI



Waveform-Find Dialog
Box of the SPI Signal



Waveform-Find Dialog
Box of the Bus Item of the
SPI Signal




Step 4 Choose the position to start the search by selecting one of the following:
Start At: Ds T, A, B, C, etc.; **End At:** Dp, A, B, C, etc.. Then click **Next** or **Previous** to search it.

When Found: Choose a Bar to mark the result: A, B, C, etc.


Step 5 Click **Statistics** to show the number of instances of the search results.

☞ It is available only when searching through a Bus.


The A Bar is placed at the 0X08 of Bus1 where the condition of the Waveform-Find is set. The Statistic of Waveform-Find shows a "128".



The A Bar is placed at the 0X6A of Bus1 where the condition of the Waveform-Find is set.



The B Bar is placed at the 0X12 of Data of Protocol Analyzer SPI where the condition of the Waveform-Find is set.




User Interface (cont'd)


2. Statistics Feature

This chapter presents detailed information on the **Statistics** feature in the software interface. The **Statistics** feature presents user information pertaining to nine periodicities:

- **Full Period,**
- **Positive Period,**
- **Negative Period,**
- **Conditional Full Period,**
- **Conditional Positive Period,**
- **Conditional Negative Period,**
- **Start Pos,**
- **End Pos and**
- **Selected Data.**


Click on the **Statistics** icon , and an following interfaces will appear:

Stat.view



CHANNEL	Full Period	Positive Per...	Negative P...	Conditional ...	Conditional ...	Conditional ...	Start Pos	End Pos
A0	515	515	515	0	0	0	Ds	Dp
A1	260	260	260	0	0	0	Ds	Dp
A2	130	130	130	0	0	0	Ds	Dp
A3	65	65	65	0	0	0	Ds	Dp
A4	33	33	33	0	0	0	Ds	Dp
A5	17	17	17	0	0	0	Ds	Dp
A6	9	9	9	0	0	0	Ds	Dp
A7	5	5	5	0	0	0	Ds	Dp
B0	0	0	1	0	0	0	Ds	Dp
B1	0	0	1	0	0	0	Ds	Dp
B2	0	0	1	0	0	0	Ds	Dp
B3	0	0	1	0	0	0	Ds	Dp
B4	0	0	1	0	0	0	Ds	Dp
B5	0	0	1	0	0	0	Ds	Dp
B6	0	0	1	0	0	0	Ds	Dp
B7	0	0	1	0	0	0	Ds	Dp
C0	0	0	1	0	0	0	Ds	Dp
C1	0	0	1	0	0	0	Ds	Dp

Logic Analyzer with Statistics Enabled




2. Statistics Feature (cont'd)

There are four options for adjusting how statistical information may be presented. These four options are:

- **Channel Selection,**
- **Column Selection,**
- **Condition Parameter** and
- **Warning Parameter.**


Channel Selection

Allow the choice of pins in which port will be included in the statistical analysis of a test run.




Column Selection

Allow the choice of items which will be considered in the statistical results.



Condition Parameter

Allow the setting of time intervals for Conditional Full Period, Conditional Positive Period and Conditional Negative Period.



2. Statistics Feature (cont'd)

The Numbers of Data Qualified by Condition Parameter

CHANNEL	Full Period	Positive Per...	Negative P...	Conditional ...	Conditional ...	Conditional ...	Start Pos	End Pos
A0	515	515	515	0	0	0	Ds	Dp
A1	260	260	260	0	0	0	Ds	Dp
A2	130	130	130	0	0	0	Ds	Dp
A3	65	65	65	0	0	0	Ds	Dp
A4	33	33	33	0	0	0	Ds	Dp
A5	17	17	17	0	0	0	Ds	Dp
A6	9	9	9	0	0	0	Ds	Dp
A7	5	5	5	0	0	0	Ds	Dp
B0	0	0	1	0	0	0	Ds	Dp
B1	0	0	1	0	0	0	Ds	Dp
B2	0	0	1	0	0	0	Ds	Dp
B3	0	0	1	0	0	0	Ds	Dp
B4	0	0	1	0	0	0	Ds	Dp
B5	0	0	1	0	0	0	Ds	Dp
B6	0	0	1	0	0	0	Ds	Dp
B7	0	0	1	0	0	0	Ds	Dp
C0	0	0	1	0	0	0	Ds	Dp
C1	0	0	1	0	0	0	Ds	Dp

Warning Parameter

Set the conditions which will be marked to call users' attention.

Warning Parameter			
<input checked="" type="checkbox"/> Activate Warning Setting			
Conditions			
	Min	Max	
<input checked="" type="radio"/> Period	<input checked="" type="checkbox"/> 10us	<input checked="" type="checkbox"/> 100us	
<input type="radio"/> Frequency	<input type="checkbox"/> 10KHz	<input type="checkbox"/> 100KHz	
OK		Cancel	

The numbers of data qualified by warning conditions are printed in black, otherwise in red.

CHANNEL	Full Period	Positive Per...	Negative P...	Conditional ...	Conditional ...	Conditional ...	Start Pos	End Pos
A0	515	515	515	0	0	0	Ds	Dp
A1	260	260	260	0	0	0	Ds	Dp
A2	130	130	130	0	0	0	Ds	Dp
A3	65	65	65	0	0	0	Ds	Dp
A4	33	33	33	0	0	0	Ds	Dp
A5	17	17	17	0	0	0	Ds	Dp
A6	9	9	9	0	0	0	Ds	Dp
A7	5	5	5	0	0	0	Ds	Dp
B0	0	0	1	0	0	0	Ds	Dp
B1	0	0	1	0	0	0	Ds	Dp
B2	0	0	1	0	0	0	Ds	Dp
B3	0	0	1	0	0	0	Ds	Dp
B4	0	0	1	0	0	0	Ds	Dp
B5	0	0	1	0	0	0	Ds	Dp


User Interface (cont'd)

3. Customize Interface

This chapter presents detailed instructions pertaining to:

- how to **modify the Waveform Display Mode**,
- how to **modify the Ruler Mode**,
- how to **modify the Waveform Height**,
- how to **modify the Correlated Setting**.


The Interface Layout Shown in Default Settings



Modify Waveform Display Mode


To modify the display mode, users can use icons on the tool bar/box, or menu. For the menu, go to **Tools** and click **Customize**.





Customize the Display Mode by Using the Tool Bar



3. Customize Interface (cont'd)

Tool Bar




-  **Sampling Site Display**
-  **Time Display**
-  **Frequency Display**
-  **Hide time of waveform**

Waveform Display Mode There are four display modes to determine the method of capturing data from sampling:

- Sampling Site Display,
- Time Display,
- Frequency Display and
- Hide time of waveform.

Modify Ruler Mode Use the menu to modify the Ruler Mode. Go to **Tools** and click **Customize**.

Ruler Mode



Regular Ruler



Scales in Regular Ruler

Time/Sampling Site Ruler



Scales in Time/Sampling Site Ruler

Ruler Mode – There are two styles of Ruler: (Regular Ruler, Time/Sampling Site Ruler)

Regular Ruler:

Presented in increments of 5.

Time/Sampling Site Ruler (default):

Presented in increments of 50us.


3. Customize Interface (cont'd)

Modify Waveform Height & Correlated Setting To modify Waveform Height, click **Tools** → **Customize**.

Waveform Height

Set the height of waveform (18-100) in chosen items at toolbar that will show the amplitude of the waveform.


Waveform Height



Examples of Waveform Height


Waveform Height = 18

Waveform Height = 40





Correlated Setting Select **Auto-Close** in the following figure.

Correlated Setting



3. Customize Interface (cont'd)


An Example for Auto-Close



Auto-Close - With the cursor in the channel, when users try to drag a Bar, the Bar will stop at the approaching edge of the channel (Rising Edge or Falling Edge).

 *In the above example, when dragging the A Bar, the A Bar will stop at the Falling Edge of A1.*


Gridlines



Show Gridline - The gridlines will be displayed on the waveform area.

3. Customize Interface (cont'd)

Tooltips



Show Tooltip - Leave the mouse over a waveform and the description will be shown.

Show the T Bar in the middle area - Show the T Bar in the middle of the Waveform Display Area after triggering.

Restore Defaults: The Waveform Display Mode, Ruler Mode, Waveform Setting, Correlated Setting and Data Process will return to the default setting.

User Interface (cont'd)


4. Auto Save

To save the captured data for a long time, users can use icons on the tool bar/box, or menu.

For the dialog box, go to **File** menu to click **Auto Save** or go to **Tools** menu to select **Customize** and select **Auto Save**.

Auto Save Item of Customize


Auto Save on File Menu



Auto Save: The default is not activated; after activating, it keeps working and users also can choose Cancel to close it.

Activate: The default is not activated: after activating, it keeps active and users also can choose Cancel to close it.

File Name: Before users name the file, the file name is defaulted as LA. In fact, the saved file name can add a serial number for the file automatically.


Save Path Name: Users can enter the path directly or choose the path from the selected path button  .

Time Interval: When the auto save function is activated, the time interval from one finished sampling to the next activated sampling can be set according to users' requirements; the default is 1s, and the unit can be selected from s(second), m(minute) and hr(hour).

Every Renewal: When the repetitive run is activated, the waveform image or the state image will renew again and again.

Open the first file after stopping the Run: When the repetitive run function is activated, the waveform only displays the first file and it isn't renewed; when the repetitive run is stopped, the waveform still displays the first file.

Auto Save




User Interface (cont'd)

5. Color Setting


To modify Color, click **Tools** → **Color Setting**.

Workaround and Waveform Color Setting



Workaround – Set the workaround color of the Logic Analyzer and the text.

Workaround Color Interface



5. Color Setting (cont'd)

Waveform Background: The Logic Analyzer's Waveform Viewer Background Color.

List Background 1: The Logic Analyzer's First Listing Viewer Background Color.

List Background 2: The Logic Analyzer's Second Listing Viewer Background Color.

All optional items include the current color of Cursors, Grid, Unknow Line, Default Bus, Bus Text, List Text and Time Text (users can scroll the vertical wheel to view the selectable items).

Bus Error: Users can configure the color of Bus Error Data from the Color Setting dialog box.

Bus Error Text: Users can configure the color of Bus Error Text from the Color Setting dialog box.

Relating: When users select one item to change the color of the item, and users want to change other items into the same color, they can select other items at the same time in the Relating column, then the selected items will be changed into the same color. So it is convenient for users to change many items into the same color once.


After the background is altered, corresponding color automatically changes according to the contrast ratio:

When users set the color for the workaround and select the option, the system will switch other colors automatically to become the contrast color.

When being printed, the background is white: When being printed, the background color is white.

Waveform – Change the color of the Buses or signals on the waveform area.

Waveform Color Interface



Waveform: The channel color can be varied by users.


Linewidth: The linewidth can be adjusted by the users' requirements; there are three options which are 1pixel, 2 pixel and 3 pixel.

5. Color Setting (cont'd)

Modify Workaround Color


To modify the workaround color, click the color block shown in Fig 3-151. A **Color** panel, shown below will appear. Select a color shown on the panel or click on **Define Custom Colors** to create the desired color.

Color Panel with its advanced view



Modify Waveform Color Foreground color refers to the color of the output signal lines in the Waveform Display Area. Following fig. presents how to change colors of a signal or some signals. Repeat the following procedures if users need to change colors of many signals.

Stepwise Illustration of Changing Waveform Colors



5. Color Setting (cont'd)


Step 1: Select several Optional Items.

Step 2: Select the corresponding items in the relating.

Step 3: Choose a color by following the method shown in Fig 3-154.

Step 4: Click OK to change their colors into the same, for example A1, A2, A3 and A4.


*An Altered Interface
Sample to Be Used in
Subsequent Chapters*



Here is a sample of an altered Logic Analyzer software interface which will be used for further demonstrations in subsequent chapters.

User Interface (cont'd)

6. Flow of Software Operation



Conclusion


Information demonstrated in this chapter is only for entrance level. There are more advanced approaches which may require fewer steps than those shown in this chapter. This chapter is meant to equip users with sufficient grounding of the Logic Analyzer's software interface.

Introduction to Logic Analysis


This chapter gives detailed instructions on performing two basic analysis operations and other advanced analysis applications with the Logic Analyzer. These two basic analysis operations are the Logic Analysis and the Bus Logic Analysis, which are fundamental to all further applications. The other advanced analysis applications are the I2C (Inter Integrated Circuit) Analysis and the UART (Universal Asynchronous Receiver Transmitter) Analysis, the SPI (Synchronous Peripheral Interface) Analysis, Compression, Signal Filter Setup and Filter Delay Setup, etc.. Logic Analysis is meant for a single signal analysis.

1. Logic Analysis Basic Software Setup of the Logic Analyzer

Task 1. Clock Source (Frequency) and RAM Size Setup


Step 1 Click  icon or click Sampling Setup from Bus/Signal on the menu bar, the dialog box as shown will appear :

Clock Source



Step 2 Clock Source (Frequency) Setup


Internal Clock (Asynchronous Clock)

Click on **Internal Clock**, and then select the Frequency from the pull-down menu to set up the frequency of the device under test (DUT). The frequency of the Internal Clock must be at least four times higher than the frequency of the Oscillator on the DUT. Or, select the frequency  from the pull-down menu on Tool Bar.



Connect the output pin of the oscillator from the tested board to the signal connector of the Logic Analyzer to measure it by using the internal clock of the Logic Analyzer.

Clock Source Pull-down Menu



1. Logic Analysis (cont'd)

External Clock (Synchronous Clock)


Click on **External Clock**, and then select “Rising Edge” or “Falling Edge” as the trigger condition of the DUT. In the Frequency column, type the frequency of the oscillator on the DUT.

The External Clock is applied when the frequency of the oscillator on the tested board exceeds the range of the internal clock of the Logic Analyzer. Connect the output pin of the oscillator on the tested board to the CLK pin of the Logic Analyzer.

Step 3 RAM Size Setup

Click on the RAM Size **128K** from the pull-down menu on the Sampling Setup dialog box.

RAM Size



The Double Mode is available for the 16128, 32128, 321000, 322000 Modules, and it is not available for the 16064 Module.


The relationship between RAM Size, Signal Filter Mode, Compression Mode and Channels

RAM Size vs Signal Filter Mode, and RAM Size vs Compression Mode and Channels


Status	Normal Mode			Double Mode		
	RAM Size/ Channels	Channels Available	Compression Mode & Signal Filter Mode	RAM Size/ Channels	Channels Available	Compression Mode & Signal Filter Mode
16064	2K ~ 64K	16 channels	Available	-	-	-
16128	2K ~ 128K	16 channels	Available	256K	16 channels	Disable
32128	2K ~ 128K	32 channels	Available	256K	16 channels	Disable
321000	2K ~ 1M	32 channels	Available	2M	16 channels	Disable
322000	2K ~ 2M	32 channels	Available	4M	16 channels	Disable

1. Logic Analysis (cont'd)

Task 2. Trigger Property

Step 1 Click  icon or click **Trigger Property** from the Trigger on the Menu Bar. The dialog box will appear.

Trigger Property



Step 2 Trigger Level Setup


Click the pull-down menu of **Trigger Level** on Port A, B, C and D to select the Trigger Level as the voltage level that a trigger source signal must reach before the trigger circuit initiates a sweep.



There are four commonly used preset voltages for Trigger Level, TTL, CMOS (5V), CMOS (3.3V), and ECL. Users also can define their own voltage from -6.0V to 6.0V to fit with their DUT.

Port A represents the pins from A0 ~ A7 on the signal connector of the Logic Analyzer, and so do Port B, C and D. The voltage of each port can be configured independently.

Trigger Level Error



1. Logic Analysis (cont'd)


Step 3 Trigger Count

Type the numbers or select the number from the pull-down menu of the Count on the Tool Bar or click the pull-down menu of the **Trigger Count** on the Trigger Property dialog box.




The system will be triggered at the position where the Trigger Count is set as shown :


Trigger Count Pull-down Menu



Trigger Count Screen Shot 1



Trigger Count Screen Shot 2



1. Logic Analysis (cont'd)

Step 4 Trigger Page/ Delay Time and Clock


The Trigger Page and the Delay Time and Clock can't be applied at the same time.

1. Trigger Page:


Click **Trigger Page**, then type the numbers or select the numbers from the pull-down menu of the Page on the Tool Bar or click the pull-down menu of the Trigger Page on the "Trigger Delay" page of the Trigger Property dialog box as shown in following figs. The selected page numbers will be displayed on the screen.

 **The Trigger Bar (T Bar) will not be displayed when the setup of the Trigger Page is more than 1.**


Trigger Page



Trigger Page and Screen (1)



Trigger Page and Screen (2)



1. Logic Analysis (cont'd)

2. Delay Time and Clock


Click the **Delay Time and Clock**, then type the numbers into the column of the Trigger Delay Time or type numbers into the Trigger Delay Clock at the “Trigger Delay” page of the Trigger Property dialog box as shown in Fig 4-11. Or type the numbers into the column of Trigger Delay on the Tool Bar. The system will display the Start of the waveform.

*The formula of Delay Time and Clock is “Trigger Delay Time = Trigger Delay Clock * (1/ Frequency)”.*
To use the compression mode, the < Delay Time and Clock > will be unavailable.


Step 5 Trigger Position Setup

Type the percentages or select the percentages from the pull-down menu of the on the Tool Bar or click the pull-down menu of the Trigger Position on the “Trigger Delay” page of the Trigger Property dialog box as shown in following Figs. The selected Trigger Position percentages will be displayed on the right side of the screen of the system.


Trigger Position Pull-down Menu



Trigger Position 0%




Trigger Position 10%




1. Logic Analysis (cont'd)

Trigger Position 70%




Step 6 Trigger Range Setup

Click  icon or click **Trigger Property** from the Trigger on the Menu Bar. Then, Click the Trigger Range, the dialog box will appear as shown in following Fig.



This function is mainly for the range control for the saved files after triggering. According to the procedures of the range control, users can start the save of data according to the requirement of its time and times to get the standard of data statistic status.

Trigger Range




1. Trigger Range: The default is not activated.
2. There are "Time Sample" and "Frequency Sample" in the part of Range Setting; the default is "Time Sample". The units of Time Sample are 'second', 'minute', 'hour' and 'day'. The unit of Frequency Sample is 'times'. Users can set the value by themselves in the editor box.

1. Logic Analysis (cont'd)

Task 3. Bus Trigger and Trigger Mark Setup


Step 1 Click icon or click Bus Trigger Setup and Trigger Mark from the Trigger on the Menu Bar. The menu is shown as follows :

Trigger Menu



Step 2 1. **Bus Trigger Setup**

Bus Trigger Dialog Box




The Bus Name item can be selected from the pull-down menu (It only displays the Bus name),and also the Decimal(signed) Mode is added.

2. **Protocol Analyzer Trigger Setup**


This function can be used in the Modules, 16064, 16128, 32128 and 321000 after registering. And for the 322000, it is not necessary to register as it can be used for free. Before registering, the button "OK" in the Protocol Analyzer Trigger dialog box is the button, "Register"; when users press this button, Register, a Register dialog box will pop up. Then users need to enter the correct Register Code so that they can use this function, Protocol Analyzer Trigger.

Before Registering




1. Logic Analysis (cont'd)

Register Dialog Box



After Registering



Allow Protocol Analyzer Trigger: When it is selected, the Protocol Analyzer Trigger function is activated. And then users can set Protocol Analyzer, Protocol Packet, Value and Data Format.

Protocol Analyzer: It only displays the name of Protocol Analyzer and only one name can be selected.

Protocol Packet: It is displayed according to the packet in every Protocol Analyzer.

Value: The value needs to be entered in the frame, and the data mode can be selected by users according to their requirements; the default is Hexadecimal! When a value can be input in the selected protocol analyzer data, the frame can be enabled! Or, the frame will be disabled! For example: Protocol Analyzer I2C, when the protocol packet is DATA, the frame can be used; to the contrary, when the protocol packet is START, the frame is disabled.

Data Format: The displayed value mode can be selected! There are five options: Binary, Decimal, Decimal(signed), Hexadecimal and ASCII.


1. Logic Analysis (cont'd)

Step 3 Trigger Mark Setup

To find the item in the Bus better, users can activate the Trigger Mark function after starting Bus Trigger; the trigger mark is shown with T Bar. According to the number of the trigger position, the T Bar is displayed in order T0, T1, T2, T3, T4...and the color is red as the image below:


1. Bus: The trigger condition is "0"; the red T Bar displays the trigger condition in order.

Bus Trigger Mark



2. Protocol Analyzer (I2C): The trigger condition is "Data=0"; the red T Bar displays the trigger condition in order.

Protocol Analyzer
Trigger Mark





The Trigger Mark function is available for the 322000 Module, and it is not available for the 16064, 16128, 32128, 321000 Modules.


1. Logic Analysis (cont'd)

Task 4. Bus/Signal Trigger Condition Setup


Highlight a designated signal, and then set its required trigger condition.

1. Left click  to set the signal trigger condition as shown in Fig 4-22.
2. Right click  to set the signal trigger condition as shown in Fig 4-23.
3. Click **Trigger** on the Menu Bar and choose a trigger condition from the list of triggers as shown :


Left Click on Trigger



Right Click on Trigger




Trigger Menu





1. Logic Analysis (cont'd)



Task 5. Run to Acquire Data


1. Single Run


Click the Single Run  icon from the Tool Bar or press **START** button on the top of the Logic Analyzer (or press F5), then activate the signal from the DUT to the Logic Analyzer to acquire the data shown in the waveform display area.

2. Repetitive Run

Click the Repetitive Run  icon from the Tool Bar, then activate continuous signal to the Logic Analyzer to acquire the repetitive data, and then click the Stop  icon to end the repetitive run.



 Click  icon to view all the data, and then select the waveform analysis tools to analyze the waveforms.

Click  Icon to View All the Data




3. Stop to end Run

Click the Stop  icon to end the Run.

 If the status is "Waiting..." with no signal outputting as shown in Fig 4-26, click the Stop  icon to end the Run; check the setup again, and try the run process again.

Waiting Status



Introduction to Logic Analysis (cont'd)

This chapter presents detailed instructions about logic analysis with a set of grouped signals, which is known as Bus Logic Analysis.

2. Bus Logic Analysis

Basic Software Setup of the Bus Logic Analysis


Step 1 Set up the RAM Size, Frequency, Trigger Level and Trigger Position as described in section 1

Step 2 Group signals into a Bus.

Click **Channels Setup** on Bus/Signal of the menu bar, or click  icon.

The dialog box will appear :

Channel Setup



Rename the Bus and set up the channels of the Bus as shown :


Rename Bus

Port	Port D					Port A							
Tr. Condition	×	×	×	×	×	×	×	×	×	×			
Fi. Condition	×	×	×	×	×	×	×	×	×	×			
A0	7	6	5	4	3	7	6	5	4	3	2	1	0
A1	7	6	5	4	3	7	6	5	4	3	2	1	0
A2	7	6	5	4	3	7	6	5	4	3	2	1	0
Bus1	7	6	5	4	3	7	6	5	4	3	2	1	0
A4	7	6	5	4	3	7	6	5	4	3	2	1	0
A5	7	6	5	4	3	7	6	5	4	3	2	1	0
A6	7	6	5	4	3	7	6	5	4	3	2	1	0
A7	7	6	5	4	3	7	6	5	4	3	2	1	0
Assignment	1	1	1	1	1	3	3	3	1	1	1	1	1

1. Click the column with blue, then type the given name of the Bus, and then press **Enter** to confirm it.
2. Go to the relative channels as shown in the example and go to numbers 0, 1, 2, 3, which are located on column A and row Bus1. Click them to become purple, then set these segments of channels.
3. Click **OK** to get the result as shown in area 1.

2. Bus Logic Analysis (cont'd)

Channels Setup Window




Channels Setup


In the dialog box of Channels Setup, there isn't only Add Bus/Signal, but also Delete Bus/Signal, Delete All, Restore Defaults provided.

1. Delete Bus/Signal: Firstly highlight the Bus or channels on area 6 of Fig 4-29, then click Delete Bus/Signal to delete them.
2. Delete All: Click Delete All to delete all Bus/signals on area 6 of Fig 4-29.
3. Restore Defaults: Click Restore Defaults to restore the dialog box of Channels Setup.

Step 3 Trigger Condition Setup


1. Highlight the Bus which will be triggered then click  icon or select **Bus Trigger Setup** from the Trigger of the Menu Bar, the dialog box as shown in Fig 4-30 will appear.

Bus Trigger Setup



Left click on Trigger column of the Bus.


Trigger Column



2. Bus Logic Analysis (cont'd)


2. Set Binary, Hexadecimal, Decimal, Decimal signed or ASCII as the Data Format of the Bus to represent the value (see Fig 4-30).
3. Set "=" and "Don't Care", and type the value of the Bus into Value column to set the trigger condition of the Bus.
4. Click **OK** to confirm the settings.

Step 4 Click **Run** and activate the signal from the tested board to the system to get the result as shown below :

Click  icon to view all data, and then select the waveform analysis tools to analyze the waveforms.

Set Value is "2" as Hexadecimal, and set Operator equals to "=", then click OK. Click Run and activate the signal from the tested board to the system to get the result as the trigger happens on 0X2.

Bus Trigger Setup




Introduction to Logic Analysis (cont'd)

3. Plug Analysis


Protocol Analyzer operates in the form of Plug; every Protocol Analyzer has a plug, per plug is independence modularization. One Protocol Analyzer plug can analyze many Buses at the same time, however, because the independence of every plug, the Protocol Analyzer plug only supports I2C, UART, SPI, HDQ, 1-WIRE, CAN 2.0B at present. In the future, it will support more Buses, and when the Protocol Analyzer renews, it only needs to download the new Protocol Analyzer plug to cover the old Protocol Analyzer plug; the speed is very fast.

Operating Instructions: There are PlugIns data file in the position of installing LA software. All Protocol Analyzer plugs which are used at present are put in the data file, the DLL file can be added or deleted in the content, and in the Bus property, all Protocol Analyzer plugs that can be used at present can be seen as the figure below:

PlugInsA



Bus Property




Every Logic Analyzer Module can provide some basic Protocol Analyzer plugs. When users need to use the analysis which is not provided by the basic Protocol Analyzer plugs, you can purchase from our company, and then, you can get this Protocol Analyzer plug and the register code.

3. Plug Analysis (cont'd)


Step 1 Put the **CAN 2.0B** Plug in the Plugins as shown:.

PlugInsA




Step 2 Select **CAN 2.0B** in the Protocol Analyzer list.

Bus Property



Step 3 Click **Parameters Configuration** button, select **Register** and enter the Serial Key.

Protocol Analyzer CAN 2.0B Register dialog box




Introduction to Logic Analysis (cont'd)

4. Bus Packet List


Bus Packet List is a graphics list which is used for doing Statistics and showing Bus Packet List. It is visual and direct, especially for I2C, USB 1.1 and CAN 2.0B. When there is a packet list, it gets twice the result with half the effort to check the data. Packet List has its startup button in Toolbar. After starting it, it will show a small window under the waveform window. Users can alter its size to find more data.

If you want to learn more about the Bus Packet List, please refer to the Specification of the Protocol Analyzer.

Packet Icon




Bus Packet List



Packet List has a setup window; users can set up the Packet List according to their requirements. Setting Bus Packet Length in dialog box is only used for doing Bus Statistic. Users can define how long the time is as a data packet to add the export function. See the following figure.

4. Bus Packet List (cont'd)

Packet List Setting



Bus Packet List

Packet #	Name	TimeStamp	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Length
1	Bus1(Bus)	-1023	0	1	0	1	0	1	0	1	0	1	10
2	Bus1(Bus)	-1013	0	1	0	1	0	1	0	1	0	1	10
3	Bus1(Bus)	-1003	0	1	0	1	0	1	0	1	0	1	10
4	Bus1(Bus)	-993	0	1	0	1	0	1	0	1	0	1	10
5	Bus1(Bus)	-983	0	1	0	1	0	1	0	1	0	1	10
6	Bus1(Bus)	-973	0	1	0	1	0	1	0	1	0	1	10
7	Bus1(Bus)	-963	0	1	0	1	0	1	0	1	0	1	10

1. View Specifications

Packet #, Name and TimeStamp can be selected to display from the Packet List Setting dialog box.

Packet #: List the order of Packet.

Name: Display the name of Packet, or the Filter Display Bar.

TimeStamp: It is the starting point of the Packet.

The rest name and content are supplied by Plug.

Protocol Analyzer I2C Packet List

Packet #	Name	TimeStamp	Address	Read	A-NACK	DESCRIBE
1	IIC BUS(I2C)	477	7F	Read	A-NACK	ADDR NACK
2	IIC BUS(I2C)	5231	7F	Read	A-NACK	ADDR NACK
3	IIC BUS(I2C)	9165	7F	Read	A-NACK	ADDR NACK
4	IIC BUS(I2C)	16367	7F	Read	A-NACK	ADDR NACK
5	IIC BUS(I2C)	20290	7F	Read	A-NACK	ADDR NACK

4. Bus Packet List (cont'd)

Setting: It is used to open Packet List Setting dialog box.

Refresh: Press this button, the list view can renew automatically.

Export: Export the workspace into Text (*.txt) and CSV Files (*.csv).

Synch Parameter: Open the synch parameter setting dialog box and activate the packet and waveform synch function.

2. Display Protocol Analyzer Packet in Order



The below view are Protocol Analyzer I2C; the packet is determined by the position of the TimeStamp.

Packet #	Name	TimeStamp	Address	Read	A-NACK	DESCRIBE
1	IIC BUS(I2C)	477	7F	Read	A-NACK	ADDR NACK
2	IIC BUS(I2C)	5231	7F	Read	A-NACK	ADDR NACK
3	IIC BUS(I2C)	9165	7F	Read	A-NACK	ADDR NACK
4	IIC BUS(I2C)	16367	7F	Read	A-NACK	ADDR NACK
5	IIC BUS(I2C)	20290	7F	Read	A-NACK	ADDR NACK



When the Display Bar of Signal Filter is activated, the Bar should be displayed in the Bus Packet List, and also the TimeStamp, Address and length of the Bar will be displayed.

3. Packet Idle and Packet Length


Packet Idle: Packet interval time Packet Length: Packet time length

When those above two items are to be displayed, it only chooses one of them to display, which is

controlled by Plug.

Because it is impossible that every Protocol Analyzer packet has registered timestamp and end, we add two special Unknow_Flag to judge the timestamp and end of the packet which are Unknow_Start_Flag and Unknow_End_Flag.

Protocol Analyzer I2C Packet Length



Because I2C has started as the Packet TimeStamp, it does not need to use Unknow_Start_Flag as the start.

4. Bus Packet List (cont'd)

4. Bus


Bus Packet List

Packet #	Name	TimeStamp	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Length
1	Bus1(Bus)	-1023	0	1	0	1	0	1	0	1	0	1	0	10
2	Bus1(Bus)	-1013	0	1	0	1	0	1	0	1	0	1	0	10
3	Bus1(Bus)	-1003	0	1	0	1	0	1	0	1	0	1	0	10
4	Bus1(Bus)	-993	0	1	0	1	0	1	0	1	0	1	0	10
5	Bus1(Bus)	-983	0	1	0	1	0	1	0	1	0	1	0	10
6	Bus1(Bus)	-973	0	1	0	1	0	1	0	1	0	1	0	10
7	Bus1(Bus)	-963	0	1	0	1	0	1	0	1	0	1	0	10

Packet Length and Packet Idle Length


Packet's TimeStamp is the start of Bus Data; the default length is controlled by the setting dialog box. If the input packet length isn't the end of data. The software will prolong the length of Packet to end the data automatically as the figure below.

Auto-Prolong Packet



This Fig. is a Bus; its first data is 0x00, and its length is 1023. If users input 20 as the Bus length. But 20xaddress is not the end of this data, so the software will prolong the length of the Packet to 1023 automatically.


Packet End



This Fig. is a Bus. If the Start of the packet is T Bar and the set Bus length is 20, but the data 0x02 isn't the end, at that time, the Packet will be prolonged to the end dot automatically, that is to say, the Address 27 (B bar) is the End of the packet.

The above two data are made consecutively as the figure below.

Auto-Prolong Packet



4. Bus Packet List (cont'd)

The Packet List is displayed as the figure below:

Bus Packet List

Packet #	Name	TimeStamp	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Length
1	Bus1(Bus)	-1023	0	1	0	1	0	1	0	1	0	1	0	10
2	Bus1(Bus)	-1013	0	1	0	1	0	1	0	1	0	1	0	10
3	Bus1(Bus)	-1003	0	1	0	1	0	1	0	1	0	1	0	10
4	Bus1(Bus)	-993	0	1	0	1	0	1	0	1	0	1	0	10
5	Bus1(Bus)	-983	0	1	0	1	0	1	0	1	0	1	0	10
6	Bus1(Bus)	-973	0	1	0	1	0	1	0	1	0	1	0	10
7	Bus1(Bus)	-963	0	1	0	1	0	1	0	1	0	1	0	10

The Protocol Analyzer Packet will be explained in the following plug.

5. Packet and Waveform Synchronization

For the convenience of fast corresponding between packet data and waveform data, and what is more, in order to make it easier for users to look up data, we add the Packet and Waveform Synchronization function.

In order to operate conveniently, we add a Synch Parameter button on the BUS Packet List as the image below:

Synch Parameter on the BUS Packet List

Packet #	Name	TimeStamp	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Data	Length
1	Bus1(Bus)	-1023	0	1	0	1	0	1	0	1	0	1	0	10
2	Bus1(Bus)	-1013	0	1	0	1	0	1	0	1	0	1	0	10
3	Bus1(Bus)	-1003	0	1	0	1	0	1	0	1	0	1	0	10
4	Bus1(Bus)	-993	0	1	0	1	0	1	0	1	0	1	0	10
5	Bus1(Bus)	-983	0	1	0	1	0	1	0	1	0	1	0	10
6	Bus1(Bus)	-973	0	1	0	1	0	1	0	1	0	1	0	10
7	Bus1(Bus)	-963	0	1	0	1	0	1	0	1	0	1	0	10

At the same time, a Synch Parameter Setting dialog box is added.

Synch Parameter Setting Dialog Box

Synch Parameter Setting

Activate Packet and Waveform Synch

Synch Point of Packet List

Top

Middle

Synch Point of Waveform Area

Left

Middle

OK Cancel

Activate Packet and Waveform Synch: **The default is not activated.**

4. Bus Packet List (cont'd)

Top: When the Packet and Waveform Synch is activated, the synch point in Packet List is the top packet segment which is displayed by list.


Middle: When the Packet and Waveform Synch is activated, the synch point in Packet List is the middle packet segment which is displayed by list.

Left: When the Packet and Waveform Synch is activated, the synch point in the waveform area is the left packet segment which is displayed by waveform.

Middle: When the Packet and Waveform Synch is activated, the synch point in the waveform area is the middle packet segment which is displayed by waveform.


Activate Packet and Waveform Synch, select **Top** and **Left**.

Synch Parameter Setting Dialog Box



Display the corresponding waveform and packet as below image:

Waveform and Packet Synchronization Interface




Introduction to Logic Analysis (cont'd)


5. Bus Analysis

The setup is correlated to the Bus which needs to be made up, for example: Bus, Protocol Analyzer.


Open the dialog box:

Step 1 Click Tools on the Menu Bar, and then select Bus Property or select  to set up Bus Property.

Bus Property on Menu Bar



Bus Property on Tool Bar




Step 2 Click the Right Key on the Bus/Signal column, and then select Bus Property.



The signals must be grouped into Bus, or the Bus Property can not have effect.

Right Key to Set Bus Property




5. Bus Analysis (cont'd)

1. Bus Analysis The Bus Analysis function enables the system to analyze the Bus.

Basic Software Setup for the Bus


Step 1 Click **Bus Property**, the following dialog box will appear.

Bus Setting




Step 2 Click Color Configuration to set **Bus Data Color**.

Color Configuration



5. Bus Analysis (cont'd)

Bus Data Color



Bus Name: Display the selected Bus name.

Data Condition: Select the Data Condition to change the Bus data color. There are four options which are = , !=, In Range and Not In Range.


Data Min: Enter the min. data that is required by users.

Data Max: Enter the max. data that is required by users. The max. data can be used only when the set is In Range or Not In Range.


Select Color: Select the changed color according to the Bus condition set by users, the default is Green.

Step 3 Click Color Configuration to open the Bus Data Color dialog box, and set the "Data Condition = 0" and Select Color is Orange.


Set the Color for Bus1



Before the Bus Data Color Setting



After the Bus Data Color Setting




 **Reserve the original state by the above steps.**

5. Bus Analysis (cont'd)


Step 4 Activate the Latch Function

Activate the Latch Function: The default is not activated. When the Latch function is activated, the default channel is A0, and there are three conditions for selecting, Rising Edge, Falling Edge and Either Edge; the default is Rising Edge.

 **The Latch function is available for the 321000 and 322000 Modules, and it is not available for the 16064, 16128 and 32128 Modules.**

Set the Latch function for one Bus. The setting of the Latch channel is A0; the analysis function adopts Rising Edge.

Activate the Latch Function



The picture of the waveform analysis:

The Latch Function Displayed on the Waveform Area




Illustration: The selected channel is A0; the analysis mode is Rising Edge; it indicates that the data of the A0 is read at the Rising Edge. See the T Bar in the above figure, the data of Bus1 is 0001.

5. Bus Analysis (cont'd)

2. I2C Analysis

The I2C, which stands for Inter-Integrated Circuits, is a serial synchronous half-duplex communication protocol. The I2C was first proposed by Philips Semiconductor Netherlands. This I2C protocol consists of a very simple physical interface which has only two signal channels, SDA (Serial Data) and SCL (Serial Clock). Most I2C devices consist of an independently sealed I2C chip, and this I2C chip has direct connection to both SDA and SCL. The data transmission is a byte-base (8-bit base) for every segment. Since many oscilloscopes do not allow engineers to observe timing sequence information directly from the screens of oscilloscopes, this Logic Analyzer was created to help engineers resolve timing sequence issues during their circuit development.

I2C has a multi-control Bus as its physical and firmware interfaces. This protocol analyzer is basically a signal network that may connect to one or several control units. The intention of inventing this protocol was in the application of designing television sets, which allowed the central processing unit to quicken data communications with peripheral chips and devices. The I2C interface is initiated with a SDA triggered **High** and SCL triggered **Falling Edge**. Following the initiation, there will be a set of 7 bits (or 10 bits) address space. Beyond this point, there will be Read/Write, ACK (Acknowledgement), and STOP (or HALT/HLT). The signal information packet is transmitted in bytes. If there are two or more devices trying to access the I2C protocol, whichever device has SCL at logic high will gain access priority.

Furthermore, since I2C is a synchronous communication protocol and data transmission must be in bytes, a complete I2C signal packet must consist of **Start, Address, Read/Write, Data, ACK/NACK** and **Stop** segments. They are as following.

Start: This is the initiation of SCL and SDA (1 bit only).

Address: This identifies the device address (7 bits).

Read/Write: This is a data direction bit. 0 = Write, 1 = Read.

ACK/NACK: This is a confirmation bit following every data transmission segment.


Data: The actual signal data transmitted by byte.

Stop: This appears when SCL = High and SDA = Low (1bit only).


a) Software Basic Setup of Protocol Analyzer I2C


- Step 1** Set up RAM Size, Frequency, Trigger Level and Trigger Position.
- Step 2** Set up the Falling Edge as the trigger condition on the signal which connects to the tested I2C data pin (SDA).
- Step 3** Group the analytic channels into Bus1.

Group into Bus




5. Bus Analysis (cont'd)

Step 4 Select Bus 1, then, press **Right Key** on the mouse to list the menu. Next, click **Bus Property** or click **Tools** and the select Bus Property or click  to open Bus Property dialog box.



Step 5 For Protocol Analyzer Setting, select Protocol Analyzer. Then, choose **I2C MODULE V2.02.00 (CN01)**. Next, click **Parameters Configuration**. The following image will appear.

Protocol Analyzer I2C Configuration dialog box



Step 6 Set the **I2C Configuration** dialog box.

Pin Assignment:

SDA Channel: It is the Data channel, and the default is A0.

SCL Channel: It is the Clock channel, and the default is A1.

Data Mode: Set the Data Length used by the Slave Addr and the Data.

Protocol Analyzer Property:

Set the **Write Bit or Read Bit** to Low Level.

Set the **ACK or NACK** to Low Level.

Don't stop analyzing when NACK appears: When the option is selected, the data will be analyzed continuously when the NACK appears.


Add the Read/Write Bit for Slave Address: When the option is selected, the decoding will be displayed by way of the added Read/Write Bit for Slave Address.

Protocol Analyzer Color: Users can vary the colors of the decoded packet.


5. Bus Analysis (cont'd)

Step 7 Press **OK** to exit the dialog box of Protocol Analyzer I2C.

Step 8 Click **Run** to acquire I2C signal from the tested I2C circuit.


Click  icon to view all data, and then select the waveform analysis tools to analyze the waveforms.

Waveform Analysis



b) Protocol Analyzer I2C Timing Analysis

Protocol Analyzer I2C Timing dialog box




Waveform Image: Describe the position of the set time.

Time Format Settings: When the Time Settings is activated, the set time will become the condition of judging decoding. For example, when you want to decode START, you should judge whether the conditions of START are satisfied firstly, and then judge whether the set time of tHD: STA is coincident with the factual waveform. If the two conditions are satisfied, the START can be decoded. Other segments decoding of the packet is the same with that of the START.

5. Bus Analysis (cont'd)

c) Protocol Analyzer I2C Packet Analysis

Protocol Analyzer I2C
Packet dialog box



In the Packet dialog box, users can select the set item to be displayed and the color of item. It is a Bus Packet List view, which includes 4 formats, which I2C happens as follows.


Protocol Analyzer
I2C Packet List

Packet #	Name	TimeStamp	Address	Write	A-ACK	Data	D-ACK	Data	D-ACK	Data	D-ACK
1	Bus1(I2C)	4049	42	Write	A-ACK	4A	D-ACK	5B	D-ACK	6C	D-ACK
						7D	D-ACK	8E	D-ACK	9F	D-ACK
2	Bus1(I2C)	8482	12	Write	A-ACK	D5	D-ACK	E6	D-ACK	F7	D-ACK
						08	D-ACK	19	D-ACK	2A	D-ACK
3	Bus1(I2C)	12898	06	Read	A-ACK	60	D-ACK	71	D-ACK	82	D-ACK
						93	D-ACK	A4	D-ACK	B5	D-ACK
						C6	D-ACK	D7	D-ACK	E8	D-ACK
						F9	D-ACK	0A	D-ACK	1B	D-ACK
						2C	D-ACK	3D	D-ACK		
4	Bus1(I2C)	20939	03	Write	A-ACK	73	D-ACK	84	D-ACK	95	D-ACK
						A6	D-ACK	B7	D-ACK	C8	D-ACK

Packet1: It is commonly normal data, which includes 1 "Address" and 6 "Data".
 Packet2: It is commonly normal data, which includes 1 "Address" and 6 "Data".
 Packet3: It is commonly normal data, which includes 1 "Address" and 14 "Data".
 Packet4: It is commonly normal data, which includes 1 "Address" and 6 "Data".
 Packet Length:

When judging the start of I2C, it is the Packet TimeStamp.

Packet Length




Packet Length: From START (Start's TimeStamp) to STOP (Unknow_End Flag TimeStamp).
 Packet Idling Length: From Unknow_End Flag TimeStamp to Start's TimeStamp.
 This Unknow register is Unknow_End Flag.

5. Bus Analysis (cont'd)

d) Protocol Analyzer I2C Data Format Analysis

Protocol Analyzer I2C Data Format dialog box



Users can set the Data Format of the Data, Slave Addr and Reg Addr as their requirements. When selecting the option, Activate, the data formats are decided by the settings in the Protocol Analyzer; when not selecting the option, Activate, the data formats are decided by the settings in the main program.

5. Bus Analysis (cont'd)

3. UART Analysis

The UART, which stands for Universal Asynchronous Receiver/Transmitter, is a serial asynchronous protocol. The UART is often time-integrated into PC communication devices, and it usually equips an EEPROM (Electronic Erasable/Programmable Read Only Memory) for error checking proposes with other chips. There are two concepts about UART which must be understood before performing any further tasks.

The UART protocol will first translate a parallel data into serial data, for the UART requiring only one wire to transmit signals. The transmission starts at a triggered Low position, and there are 7 or 8 bits of data following afterwards. To halt a transmission, it requires a signal or multiple bits of logic '1'. Odd number bit transmission requires odd parity error checking, and even number bit transmission requires even number error checking. Following the parity check is another data translation from serial data to parallel data. UART also generates an extra signal to indicate receiving and transmitting conditions.

Furthermore, since UART is an asynchronous communication protocol and data transmission may not be in bytes, a complete UART signal Packet must consist of **Start, Data, Parity, Stop, Baud Rate** and **TXD** segments. They are as following:

Start: When TXD is changing from **HIGH** to **LOW** voltage (1 bit).

Data: Users must decide the size of signal Packet segment from 4 to 8bits.

Parity: This performs three types of parity checks: odd parity, even parity, and none parity.

Stop: This occurs when TXD is at high voltage. This is adjustable; this is set to 1 or 2.


Baud Rate: This is the data transmission speed according to the initial condition of START.

TXD: This is the transmission direction. It is MSB → LSB by default.

a) Software Basic Setup of Protocol Analyzer UART

- Step 1** Set up RAM Size, Frequency, Trigger Level and Trigger Position as described in § Logic Analysis (👉 **The Setup of the Frequency should be higher, but not too far away from the Baud Rate of the test board**).
- Step 2** Set up Either Edge as the trigger condition on the signals which are connected to the Tx pin or the Rx pin of the tested UART board.
- Step 3** Set up the Protocol Analyzer UART dialog box. The Protocol Analyzer UART dialog box is set as the steps of I2C.

Protocol Analyzer UART Configuration dialog box



Step 4 Set the **UART Configuration** dialog box

Pin Assignment:

UART only needs one channel to decode the signals, the default is A0.

Protocol Analyzer Property:

Parity Check: **There are three options on the dropdown menu: None Parity, Odd Parity and Even Parity, and the default is None Parity.**


Data Length: **Set the Data Length in the range from 1 to 56.**

Stop Bit: **Select the Stop Bit from the three options: 1, 1.5 and 2, and it is stopped in the High Level.**

Percentage Sample: **Users can select the Percentage from the options (50%, 60%, 70%, 80% and 90%) on the dropdown menu, and the default is 70%.**

Transmission Direction: **Set the Transmission Direction to MSB->LSB or LSB->MSB.**


Data Waveforms MSB->LSB and LSB->MSB




Baud Rate: The dropdown menu has options as below: 110, 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800 and 921600. Users can select the desired value from the menu. At the same time, The Auto can be selected to calculate the Baud Rate automatically (If the Auto is selected, the Baud Rate will be calculated and displayed on the Configuration dialog box automatically.)

Data Reverse Decoding: When the option is selected, the data will be decoded in reverse.

Without using the reverse data level to decode



Using the reverse data level to decode




Protocol Analyzer Color:

Users can vary the colors of the decoded packet.


Step 5 Press **OK** to exit the dialog box of Protocol Analyzer UART.

Step 6 Click **Run** to acquire the UART signal from the tested UART circuit.



Click  icon to view all data, and then select the waveform analysis tools to analyze the waveforms.


Waveform Analysis



5. Bus Analysis (cont'd)

b) Protocol Analyzer UART Packet Analysis

Protocol Analyzer UART Packet dialog box



Data: List Data field captured by Bus in the packet display.

Parity: Display parity check in packet.

Describe: Error description to any field (format or data bit).

Packet Idle (Time): When the check box is selected, the default value is 5ms. Specifically, when the Packet Idle (Time) is activated, the packet will be divided again according to the Packet Idle (Time). If the Time Length between the previous packet and the next packet is more than 5ms, the two packets will still be divided, or the two packets will be merged into one packet.

It is a Bus Packet List view, which includes 4 formats, which UART happens below. PARITY clews whether users start PARITY or not.

UART Packet List

Packet #	Name	TimeStamp	Data	Parity	
1	Bus1(UART)	-21927	B6	Even Parity	
2	Bus1(UART)	81164	6C	Error-0	DESCRIBE Parity Error, should Low
3	Bus1(UART)	184247	D9	Even Parity	
4	Bus1(UART)	307617	EC	Even Parity	

Packet1: It is commonly normal Data, which includes 1 “Data” and 1 “Parity”; its parity is Even Parity.

Packet2: It is the state of Parity Error; the DESCRIBE is “Parity Error, should Low ”. Note: Because the Even Parity and the Odd are impossible to present to the same Bus, so we only take the Even Parity for an example here.


Packet3: It is commonly normal Data, which includes 1 “Data” and 1 “Parity”; its parity is Even Parity.

Packet4: It is commonly normal Data, which includes 1 “Data” and 1 “Parity”; its parity is Even Parity.


Packet Length: When judging to the start of UART, it is the packet TimeStamp.

5. Bus Analysis (cont'd)

State 1: Having Stop



State 2: No Stop



If the STOP falls short of condition, it isn't noted down in UART.

Packet Length: From START (Start's TimeStamp) to STOP (Unknown_End Flag TimeStamp)

Packet Idling Length: Unknown_End Flag TimeStamp to START TimeStamp.

5. Bus Analysis (cont'd)

4. SPI Analysis

SPI (Synchronous Peripheral Interface) is a parallel synchronous full duplex protocol with a Bus-like physical interface. This protocol was first developed by Motorola and was generally used for EEPROM, ADC, FRAM, and display device drivers which are equipped with low data transmission speed. The SPI data transmission is synchronous in both receiving and transmitting directions. Although Motorola initially did not define the clocking impulse, it is commonly seen that the clocking impulse is according to the master processor. In practice, there are two clocking impulses: CPOL (Clock Polarity) and CPHA (Clock Phase). The configuration of both CPOL and CPHA decides the sampling rate. When the SPI must transmit serial data, it initiates the highest bit.

Since SPI is a synchronous communication protocol and data transmission may not be in bytes, a complete SPI signal Packet must consist of SCK, MOSI, MISO and SS segments with CPHA and CPOL. They are as following.

SCK: Serial Clock Line (SCL).


MOSI: Master data output, Slave data input (MOSI stands for Master-Out-Slave-In).

MISO: Master data input, Slave data output (MISO stands for Master-In-Slave-Out).

SS: SS stands for Signal Selector of the master device which is to select signals for the Slave devices.

CPHA: The clock phase (CPHA) control bit selects one of the two fundamentally different transfer formats.


CPOL: The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock.



a) Software Basic Setup of Protocol Analyzer SPI

- Step 1** Set up RAM Size, Frequency, Trigger Level and Trigger Position as described in Logic Analysis
- Step 2** Set up the Falling Edge on the signal of SS which connected to the Signal Selector (SS) pin of the SPI tested board.
- Step 3** Set up the Protocol Analyzer SPI dialog box, the Protocol Analyzer SPI dialog box is set as the steps of I2C.

Protocol Analyzer SPI Configuration dialog box



5. Bus Analysis (cont'd)

Step 4 Set the **SPI Configuration** dialog box

Pin Assignment:

SCLK: It is the Clock channel, and the default is A0.

DATA: It is the Data channel, and the default is A2.

Protocol Analyzer Property:

Mode:

There are six modes for selecting, which are CPHA=0,CPOL=0; CPHA=1,CPOL=1; CPHA=1, CPOL=0; CPHA=0, CPOL=1; Rising and Falling.

Transmission Direction:

Set the Transmission Direction to MSB->LSB or LSB->MSB.

Data Length:

Set the Data Length in the range from 1 to 56, and the default is 8.

Fill "0" at the LSB when the bit count is not enough: For example, the value of Data is "1001111", there is only 7 Bits. When the value of Data is set to 8 Bits, the displayed value should be 10011110.

SS Pin Assignment:


SS Channel: Select the channel for the SS, the default is A1.

SS Setting: Set the Judgment Level of the SS Channel to Low or High.

Virtual SS: When the SS Channel is not activated, the Virtual SS will be activated. The Idling Time of the Virtual SS should be set as an auxiliary condition to decode.

Type the idling time of the SCLK signal on the tested SPI circuit.

Idling Time




Protocol Analyzer Color: Users can vary the colors of the decoded packet.


Step 5 Click **OK** to exit the dialog box of Protocol Analyzer SPI.

Step 6 Click **Run** to acquire the SPI signal from the tested SPI circuit.



Click  icon to view all the data, and then select the waveform analysis tools to analyze the waveforms.


SPI Signal



5. Bus Analysis (cont'd)

b) Protocol Analyzer SPI Packet Analysis

Protocol Analyzer SPI
Packet dialog box



DATA: List Data field captured by Bus in the packet display.

Bus Packet List


Protocol Analyzer SPI
Packet List

The screenshot shows the 'BUS Packet List' dialog box with a table of captured packets. The table has columns for Packet #, Name, TimeStamp, and multiple Data fields.

Packet #	Name	TimeStamp	Data	Data	Data	Data	Data	Data	Data	Data	Data
1	Bus1(SPI)	57	12	23	34	45	56	67	78	89	9A
2	Bus1(SPI)	415	12	23	34	45	56	67	78	89	9A
3	Bus1(SPI)	774	12	23	34	44	AC	CE			

TimeStamp

Virtual SS is activated 3: Data needs 8-bit; the Idling Time is set as 3us. Don't care data bit is activated.




Packet Length

Packet Length: From Packet's TimeStamp Data to next Packet's TimeStamp Data

Packet Idling Length : It is 0.

The End dot is Unknown.



Packet Length

Packet Length: From Packet's TimeStamp Data to next Packet's TimeStamp Data


Packet Idling Length: It is 0.

5. Bus Analysis (cont'd)

5. 1-WIRE Analysis To increase the Protocol Analyzer feature in order to analyze the Protocol Analyzer 1-WIRE transmission protocol data. Using LA analysis function, the required serial data can be converted and presented in the form of Bus. Therefore, the software needs to add a dialog box so as to set up a Protocol Analyzer 1-WIRE dialog box.

Features 1-WIRE is a non-synchronic half-duplex serial transmission, which requires only one OWIO to transmit data. The typical 1-WIRE transmission structure is illustrated in following Figure. During the 1-WIRE transmission, the OWIO can be used to transmit data and supply power to all devices connected to the 1-WIRE. OWIO will link to a 4.7K Ohm Pull-High electric resistance which is linked to the power supply (3V-5.5V). The transmission speed for 1-WIRE can be divided into two types, standard and high speed. Every 1-WIRE has a unique 64-bit code for the device to recognize. Therefore, the maximum number of link devices is 1.8; almost unlimited.

Applications



1-WIRE is commonly applied to the EEPROM and to certain sensor interfaces.

Protocol Analyzer Signal Specifications

Parameter	Value
Name of Protocol Analyzer	1-WIRE
Required No. of Channels	1
Signal Frequency	Not fixed, around 10K
Appropriate Sampling Rate	1MHz
Same Data Time Per Bit	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No
Name of Syn. Signals	OWIO
Data Verification Point	30 us after the falling edge signals

Protocol Analyzer IO Description

Name	Function
OWIO	The only I/O transmits Reset signals and data.

Protocol Analyzer Electrical Specifications

Parameter	Min.	Typ.	Max.	Unit	Note
High-count Voltage	2.8		5.2	V	Every IC varies according to the Pull-High voltage.
Low-count Voltage		0		V	

5. Bus Analysis (cont'd)

Protocol Analyzer 1-WIRE Format Description

Two speed types of 1-WIRE: Standard: 1MHz (1us) High: 5MHz (0.2us)

Four types of 1-WIRE Signals:

1. Reset:

Every communications period starts with Reset signal. Master will send a Reset Pulse so that all the Slave devices on the 1-WIRE Protocol Analyzer enter into recognition status. When one or many Slaves receive Reset Pulse, a Presence Pulse signal will be sent back from Slave, indicating receipt of the signal.

2. Write 0: Send a "0" bit to Slave (Write 1 time slot).
3. Write 1: Send a "1" bit to Slave (Write 1 time slot).
4. Read Data:

"Read data sequences" resembles "Write time slot." However, when Master releases BUS and reads data from Slave devices, Master creates samples from BUS status. In this way, Master can read any 0 or 1 bit from Slave devices.

Four signal types are described respectively in the following:

1. Reset:

- (1) When Master starts communicating with Slave, Master first sends a low-count Reset Pulse (TX) of t_{RSTL} (Standard speed: 480us; High Speed: 48us) for a period of time.




Fig. Master TX Reset Pulse and Master RX Presence Pulse

- (2) Then, Master releases Protocol Analyzer and enters the RX mode. Through high- pull resistor, 1-WIRE Protocol Analyzer is pulled back to the high status.
- (3) Then, Master detects a rising edge from the Data Line when every slave will wait for a period of time (t_{PDH}) (standard speed: 15-60us; high speed: 2-6us) and send back a Presence Pulse to Master (t_{PDL})(standard speed:60-240us; high speed: 8-24us).
- (4) Finally, the 1-WIRE Protocol Analyzer will be pulled back to the high status through the resistor.
- (5) Meanwhile, Master can detect any online Slave.
- (6) From Fig4-95, the low count Reset Pulse and Presence Pulse signals can be clearly seen.




Fig Reset/Presence Detect Sequence

2. Write Data:

- (1) To initialize Write Data, Master will convert the Data Line from the high logic to the low.
- (2) There are two types of Write time slot: Write 1 time slot and Write 0 time slot.
- (3) During a write cycle, all Write time slots must have duration of at least 60us and a recovery period of 1us.
- (4) When the I/O line goes down, Slave devices create samples from 15-60 us.

A. Write 0: If the sampling is low, 0 is generated as in Fig4-98:

Write-zero Time Slot




Fig - Write-zero Time Slot

B. Write 1: If the sampling is high, 1 is generated (Note: Read 1 is of a similar waveform pattern) as :

Write-one Time Slot




Fig - Wrote-one Time Slot

3. Read Data:

- (1) When Slave reads data, Master will generate a Read time slot.
- (2) To initialize Read Data, Master has to convert Data line from the high logic to the low.
- (3) Data line must be kept as low as 1us.
- (4) The Output Data of Slave must be 14us at most.
- (5) To read from 15us where Read slot starts, Master must stop driving I/O.

Read-data Time Slot




Fig - Read-data Time Slot

- (6) When Read Time Slot ends, I/O Pin will be pulled back to the high count through the external resistor.
- (7) During a write cycle, all Write time slots must have duration of at least 60us and a recovery period of 1us.

4. Typical 1-WIRE Conversion model can be summarized as below:





Fig4 - A Typical 1-WIRE Conversion

- (1) Master keeps Protocol Analyzer at low signal (standard speed: 480us; high speed: 48us) as the Reset Pulse.
- (2) Then, Master releases Protocol Analyzer and locates a Presence Pulse responded by any online Slave.
- (3) The above two points are Reset Pulse and Presence Pulse, which can be put together as a Reset Sequence.
- (4) If Presence Pulse is detected, the slave location will enable Master to access Slave using the Write 0 or Write 1 Sequence.

5. 1-WIRE Serial Number:

- (1) Every 1-WIRE Slave has a unique laser memory.
- (2) The serial number is 64bits.
- (3) The serial numbers are 8bytes in total, located in three individual, which are illustrated as below:




- (4) Starting from LSB, the first byte is for family code, which is used to identify product categories.
- (5) Next, the 48bits is the only address for storage.
- (6) The last byte, MSB is used to store CRC.

5. Bus Analysis (cont'd)

a) Software Basic Setup of Protocol Analyzer 1-WIRE

Protocol Analyzer 1-WIRE Configuration dialog box



Set the **1-WIRE Configuration** dialog box.

Pin Assignment:

1-WIRE only needs one channel to decode the signals, and the default is A0.

Connect Speed:

The Connect Speed can be set to Standard(1 us) or High(0.2 us).

Transmission Direction:

The Transmission Direction can be set to MSB->LSB or LSB->MSB.

MSB->LSB: From High Level to Low Level.

LSB->MSB: From Low Level to High Level.

Data Length:

The Data Length can be set in the range from 1 to 32-bit, and the default is 8-bit.

Sampling Position:

The Sampling Position can be set in the range from 1 to 120us, and the default is 30us.

Protocol Analyzer Color:


Users can vary the colors of the decoded packet.

5. Bus Analysis (cont'd)

User Interface Instructions

Set up the Protocol Analyzer 1-WIRE dialog box which is set as the steps of I2C.


Protocol Analyzer 1-WIRE
Configuration dialog box



Step 1 Select Channel

1-WIRE has only one OWIO. Select the channel that it is to link the OWIO.

Protocol Analyzer
1-WIRE Channel Setup




5. Bus Analysis (cont'd)

Step 2 Set the Connect Speed

1-WIRE has two modes: Standard(1 us) and High(0.2 us). The speed setup according to the specifications of the object to be tested and the default mode is standard.


Protocol Analyzer 1-WIRE Connect Speed Setup



Step 3 Set the Transmission Direction

Set the Transmission Direction as either MSB -> LSB or LSB -> MSB.

Protocol Analyzer 1-WIRE Transmission Direction Setup




5. Bus Analysis (cont'd)

Step 4 Set the Sampling Position

Users can slightly adjust the sampling position of 1-WIRE. This feature is applicable when the signal cannot be decoded. The default value is 30us.


Protocol Analyzer 1-WIRE Sampling Position Setup



Step 5 Set the Data Length

This function decides how many bits of data can be combined as one set of figures. The default is 8 bits, and the maximum is 32bits.


Protocol Analyzer 1-WIRE Data Length Setup



5. Bus Analysis (cont'd)

b) Protocol Analyzer 1-WIRE Packet Analysis

Protocol Analyzer 1-WIRE
Packet dialog box



That is the new View; the below View includes several formats that 1-WIRE can happen; it describes Data number and their positions.

Protocol Analyzer 1-WIRE
Packet List

Packet #	Name	TimeStamp	Data
1	Bus1(1-WIRE)	4032363	33 96 30 96 03 90 02 48 B7 FF FF FF FF FF 04 00
2	Bus1(1-WIRE)	8065053	33 96 30 96 07 90 00 48 F7 FF FF FF FF FF 04 00
3	Bus1(1-WIRE)	12096936	33 96 30 96 03 90 02 48 8F FF FF FF FF FF 04 00
4	Bus1(1-WIRE)	16129232	33 96 30 96 03 90 02 48 8F FF FF FF FF FF 04 00
5	Bus1(1-WIRE)	20161527	33 96 30 96 07 90 01 48 2F FF FF FF FF FF 04 00

Packet 1: It is commonly normal Data, which includes 1 "Data".

Packet 2: It is commonly normal Data, which includes 1 "Data".

Packet 3: It is commonly normal Data, which includes 1 "Data".

Packet 4: It is commonly normal Data, which includes 1 "Data".

Packet 5: It is commonly normal Data, which includes 1 "Data".

Packet and Idling Length: Packet's TimeStamp is reset.

5. Bus Analysis (cont'd)

6. HDQ Analysis

Increase the Protocol Analyzer feature to analyze the Protocol Analyzer HDQ transmission protocol data. Using LA analysis function, the required serial data can be converted and presented in the form of Protocol Analyzer. Therefore, the software needs to add a dialog box so as to set up a Protocol Analyzer HDQ dialog box.

HDQ Introduction

1. Introduction Features

Protocol Analyzer HDQ is a non-synchronic half-duplex serial transmission, which requires only one HDQ and uses a quasi-PWM (Pulse Width Modulation) to verify the serial data.

Applications

HDQ is commonly applied to the display interface for battery management.

2. Protocol Analyzer Signal Specifications

Parameter	Value
Name of Protocol Analyzer	HDQ
Required No. of Channels	1
Signal Frequency	Not fixed, around 12MHz, 13MHz and 19,2MHz
Appropriate Sampling Rate	100MHz
Same Data Time Per Bit	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No
Name of Syn. Signals	HDQ
Data Verification Point	Low signals <input type="checkbox"/> 190us converts to High signals <input type="checkbox"/> 40us

3. Protocol Analyzer IO Description

Name	Function
HDQ	The sole I/O transmits Host and BQ-HDQ status and data.

4. Protocol Analyzer Electrical Specifications


Parameter	Min.	Type	Max.	Unit	Note
Logic Input High	2.5			V	
Logic Input Low			0.5	V	

5. Bus Analysis (cont'd)

Protocol Analyzer HDQ Format Description

The format changes according to the pulse width, so the display must refer to the defined pulse width. Protocol Analyzer HDQ is made up of 16 bits signals. Firstly, after the period of status signals, a device will be installed for the 7 bits address through the Host so that 1-bit signals can be read or written. After a response time of high signals, data will be exported in 8 bits format with the data and location content from LSB to MSB. The following is the Host to BQ-HDQ analysis.

Host to BQ-HDQ Analysis



Protocol Analyzer Format

Break This is the initial bit for the Protocol Analyzer HDQ: after Low signal lasting a period of $t(B)$, it is then converted to a High signal lasting a period of $t(BR)$. The length of Low signal is no less than 190us whereas the High signal is no less than 40us.

Pulse from Low to High



Address The Address comprises 7 bits. The initial Low signal lasts a period of $t(HW1)$ and if the write-0 status continues through the end of the $t(HW0)$ period, the signal will convert to High and last throughout the period of $t(CYCH)$, as shown by the dotted line in the following figure. Conversely, if it is the write-1 status, after $t(HW1)$ period of time, the signal will convert to High and last throughout the period of $t(CYCH)$, which is of 1 bit and no less than 190 us. The $t(HW1)$ range is from 0.5us to 17us and no more than 50us. The $t(HW0)$ range is from 86us to 100us and no more than 145us.

Read/Write Read/Write is 1 bit. 0 and 1 are displayed in the same way as the above description.

T (RSPS)


The High signal lasts a period of 190us-320us. The following 8-bit data is Send Host to BQ-HDQ or Receive from BQ-HDQ Data.

Data

Made up by 8 bits, and it is Send Host to BQ-HDQ or Receive from BQ-HDQ Data. It operates in the same way as in 2.2 and the data is from LSB to MSB.

BQ-HDQ To Host If the data transmission is read by BQ-HDQ To Host, the initial Low signal lasts a period of $t(DW1)$ and if the write-0 status continues through to the end of the $t(DW1)$ period, the signal will convert to high and last throughout the period of $t(CYCD)$, as shown by the dotted line in the following figure. Conversely, if it is the write-1 status, after $t(DW1)$ period of time, the signal will rise and last throughout the period of $t(CYCD)$, which is of 1 bit and ranges from 190us to 260us. The $t(DW1)$ ranges from 32us to 50us and no more than 50us. The $t(DW0)$ ranges from 80us to 145us.


Signal from BQ-HDQ to Host



5. Bus Analysis (cont'd)

a) Software Basic Setup of Protocol Analyzer HDQ

Protocol Analyzer HDQ Configuration dialog box



Set the **HDQ Configuration** dialog box.

Pin Assignment:

HDQ has only one signal channel, therefore it only specifies the name of the channel and marks the selected channel.

Protocol Analyzer Name: Display the name of the selected Bus.

Channel: Preset as A0.

Timing Settings(us):


Set the time for Break, Address, Read, Write, Data and Recovery.

Protocol Analyzer Color: Users can vary the colors of the decoded packet.


5. Bus Analysis (cont'd)

Operating Instructions


Open the LA operation interface



Sample the HDQ signal or open the sampled waveform.




Arrange the signal channels into Bus.




5. Bus Analysis (cont'd)


Select Bus Property



Select the decoding function of the Protocol Analyzer HDQ and select OK to confirm.




Complete the Protocol Analyzer HDQ decoding.



5. Bus Analysis (cont'd)

b) Protocol Analyzer HDQ Packet Analysis

Protocol Analyzer HDQ Packet dialog box



Item: Select the content which needs to display in the Packet List, which includes Break, Recovery, Address, Data, Read, Write and Describe.

Color: Set color for items which needs to display in the packet list.

5. Bus Analysis (cont'd)

7. CAN 2.0B Analysis

CAN 2.0B Introduction

Add Protocol Analyzer function to analyze CAN 2.0B transport protocols data. CAN 2.0B serial transmission, there are two signal channels, CANH and CANL, which match with baud ratio judge serial data. If you want to change serial data into Bus format, you need to analyze this function with LA. a dialog box needs to be added; you should set up a Protocol Analyzer CAN 2.0B dialog box.

1. Brief Introduction

Features

CAN 2.0B (Controller Area Network) is an Asynchronous Transmission Protocol. It costs low, sky-high use rate, far data transmission distance (10KM), very high data transmission bit (1M bit/s), sending information without appointed devices according to message frame, dependable error disposal and detection error rule, message automatism renewal after damage, and node can exit Bus function on the serious error .

Applications

CAN 2.0B is used for automotive electronics correlation systems connection.

2. Protocol Analyzer Signal Specifications

Parameter	Value
Name of Protocol Analyzer	CAN 2.0B
Required No. of Channels	1
Signal Frequency	Not fixed, around 12MHz, 13MHz and 19,2MHz
Appropriate Sampling Rate	100MHz
Same Data Time Per Bit	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No
Name of Syn. Signals	CAN 2.0B
Data Verification Point	Low signals <input type="checkbox"/> 190us converts to High signals <input type="checkbox"/> 40us

3. Protocol Analyzer IO Description

Name	Function
CANL	The main signal source of transmission data
CANH	Signal is opposite to the signal source of transmission data


4. Protocol Analyzer Electrical Specifications

Parameter	Min.	Type	Max.	Unit	Note
Logic Input High	2.5			V	
Logic Input Low			0.5	V	

5. Bus Analysis (cont'd)

CAN 2.0B Frame Specification CAN 2.0B can separate into frames as follows: Data Frame, Remote Transmit Request Frame, Error Frame, Overload Frame. Because CAN2.0B is transmitted by the format of different signals, the signal can separate into CANL and CANH, and the signal direction of CANH is opposite to that of CANL. Next we analyze CAN 2.0B signal with the standard of CANL.


Basic Data Frame Data frame can be divided into Basic CAN and Peli CAN, Data Frame of Basic CAN transmission. As follows, message data can be separated into Start of Frame (SOB), Arbitration Field, Control Field, Data Field, CRC Field, Ack Field, End of Frame.



Start of Frame Every Start of Frame must be 0, which means asking far data to come back.

Arbitration Field Identifier is 11bits; its function is the sequence when transmitting signal, numerical value is lower, the priority is higher, and the array is from ID-10 to ID-0, and the numerical value is not all from ID-10 to ID-4, finally RTR(Remote Transmit Request) is the judgment bit of transmission or Remote Transmit Request. When RTR=0, it denotes that the data goes out; when RTR=1, it means asking far data to come back.


Control Field Control Field consists of 6 bytes, including Data Length Code and two Reserved Bits as Peli frame for future expansion. The transmission reserved bit must be 0. Receiver receives all bits combining 1 with 0. As the below figure, IDE and RB0 of Control Field are Reserved Bits which must be 0 and the latter 4bits are only 0-8 which denotes the data behind will transmit several bytes data.



Data Field The Data Field consists of the data to be transferred within a Data Frame. It can contain from 0 to 8 bytes, and each contains 8 bits which are transferred MSB first.

5. Bus Analysis (cont'd)


CRC Field 16bits CRC, the last is a delimiter, and the default is 1.




Ack Field That is the return signal of Receiver, which has 2 bits, and the final is a delimiter whose default is 1. If receiving success, Ack will send back 0, then the transmitter knows the Receiver has received the data.

End of Frame 1111111 denotes end.

Peli Data Frame In the Peli Data frame, Data Frame as follows, the frame of message is separated into Start of Frame (SOB), Arbitration Field, Control Field, Data Field, CRC Field, Ack Field, End of Frame. However, the parts of Arbitration Field have much more than 18bits and the SRR and IDE are 1.




Remote Transmit Request Frame When RTR=1, it denotes Remote Transmit Request Frame, at this time, DLC3...DLC0 are the Data bytes of return data. And the frame doesn't have Data Field.




5. Bus Analysis (cont'd)

Error Frame The Active Error Flag consists of six consecutive Data Field 'dominant' bits. Dominant bits violate the law of bit stuffing. All bits can produce Error Frame after recognizing bit stuffing wrong, the Error Frame called Error. Corresponding Error Flag Field includes sequence bits from 6 to 12 (which produces by 1 or more nodes). Error Frame ends in Error Delimiter field. After Error Flag sends out Bus actively to get the right state, and the interrupted node tries its best to send abeyant message Error Delimiter. Error Delimiter consists of eight 'recessive' bits and allows Bus node to restart Bus transmission after Error happens.



Overload Frame There are two kinds of Overload conditions, which both lead to the transmission of an Overload Flag. The internal conditions of a node which require a delay of the next Data Frame start during the first bit of Intermission. Overload Flag can send six '0', which may damage Intermission format so that it makes the other nodes know node sending Overload Flag at this time. When Overload Flag is sent out, Overload Delimiter can send eight '1', others send seven '1' after finishing either.




Interframe Space Interframe Space is divided into Intermission and Bus Idle. Intermission is three '1'. It is impossible to send any message during this time, except Overload Frame. The Bus is recognized to be free; the period of BUS IDLE may be of arbitrary length. And any station having something to transmit can access the Bus. When a node is at the state of 'error passive', the node will send eight '0' after INTERMISSION and other node have the chance to retransmit themselves information.

5. Bus Analysis (cont'd)

a) Software Basic Setup of Protocol Analyzer CAN 2.0B

Protocol Analyzer CAN2.0B Configuration dialog box



Set the **CAN 2.0B Configuration** dialog box

Pin Assignment:

Protocol Analyzer CAN 2.0B only needs one channel to decoding signals, the default channel is A0.

Start Packet Format: The Start Position can be divided into two formats, 111 Bit Start (the Start Position is that three bits are High.) and 0 Bit Start (the Start Position is that one bit is Low).

Protocol Analyzer Property:

Percentage Sample: The Percentage Sample should be entered in the position of the Baud Rate which is selected from the range between 25% and 75%, and the default of the Baud Rate is 60%. The resolution can be adjusted to 1%.

Baud Rate: The Baud Rate can be set to Integer or selected from the pull-down menu (10000, 20000, 40000, 50000, 80000, 100000, 125000, 200000, 250000, 400000, 500000, 660000, 800000 and 1000000) manually, and the default is 125000. If the Auto is selected, the Baud Rate can be calculated by the main program automatically and displayed on the CAN 2.0B dialog box.

Data Reverse Decoding: If it is selected, the data can be decoded in reverse.

After End Packet happens, just begin to analyze: If it is selected, the signal will be decoded when the End Packet appears.

When CAN Data for expansion, combine Basic ID and ID: If the option is selected, the Basic ID and ID will be combined.

The Del is displayed in CRC Field: If it is selected, the Del will be displayed in the CRC Field.


Protocol Analyzer Color:

The protocol analyzer colors can be varied by users.

5. Bus Analysis (cont'd)


Operating Instructions Turn on the user interface of the Logic Analyzer.

User Interface




Sample the CAN 2.0B signal or open the sampled waveform.

CAN 2.0B Waveform



Group the signal channels into Bus.


Group into BUS



5. Bus Analysis (cont'd)


Select the **Bus Property** to set up the Bus Property dialog box .

Bus Property




Select the decoding function of the Protocol Analyzer CAN 2.0B and select **OK** to confirm.

CAN 2.0B Bus Property Setup



Double click the CAN 2.0B MODULE V1.32.00 (CN01) to set the Protocol Analyzer CAN 2.0B dialog box.


Protocol Analyzer CAN 2.0B Setup



5. Bus Analysis (cont'd)


Click **OK** in the Protocol Analyzer CAN 2.0B dialog box to complete the CAN 2.0B Setting.

CAN 2.0B Decoding



Protocol Analyzer CAN 2.0B Packet Analysis

Protocol Analyzer CAN 2.0B Packet dialog box




Packet color can be varied by users.

5. Bus Analysis (cont'd)

The Packet displays with the waveform as below:

CAN 2.0B Packet List Displayed with the Waveform




Introduction to Logic Analysis (cont'd)


6. Compression

The Compression function enables the system to Compress the received signal and has more data stored in per channel.


Software Basic Setup of Compression

- Step 1** Set up RAM Size, Frequency, Trigger Level and Trigger Position.
- Step 2** Set up the trigger edge on the signal or the Bus to be triggered.
- Step 3** Click  icon, or click the Compression function from the Sampling Setup dialog box then click **Apply** and **OK** to run.

Compression Mode




- Step 4** Click **Run**, and then activate the signal from the tested circuit to acquire the result on the waveform display area. Fig 4-138 shows the result before and after compression has been applied.



6. Compression (cont'd)

Before and After Compression



Using 128K memory depth, before Compression has been applied, the total of the data was 655.36us; after the Compression had been applied, the total of the data was 167.704465ms, therefore, the compression rate is 255.897.

 Click  icon to view all data, and then select the waveform analysis tools to analyze the waveforms.

Step 5 Click the compression icon again or click off the compression function to stop compression.

 **Compression cannot be applied with the signal filter function at the same time.**


Introduction to Logic Analysis (cont'd)

7. Signal Filter and Filter Delay



The functions of the Signal Filter and Filter Delay allow the system to keep the required waveform, and filter out the waveforms that aren't required.

Basic Setup of Signal Filter and Filter Delay

Software Basic Setup of Signal Filter and Filter Delay

- Step 1** Set up RAM Size, Frequency, Trigger Level and Trigger Position.
- Step 2** Set up the trigger edge on the signal or the Bus to be triggered.
- Step 3** Click  icon, or click the Signal Filter Setup button on the Sampling Setup dialog box or select the item from the pull-down menu of the Bus/Signal and then the Signal Filter Setup dialog box will appear.



Signal Filter Setup





7. Signal Filter and Filter Delay (cont'd)

Set the high level as Filter Condition on the signal A1.

Step 4 Signal Filter Setup

1. Setup the Filter Condition as  or  on the signal to be analyzed.
2. Click **OK**, then click **Run** to activate the signal from the tested circuit to the Logic Analyzer.
3. The system will display only the waveforms of the signals which are qualified by the Filter Condition.

*Without/With
Signal Filter Setup*



The first picture shows the result without any signal filter setup.

The second picture shows the result which has set the high level on the Filter Condition of the signal A1. Only the waveform with the high status of A1 is displayed.


Step 5 Filter Delay Setup



1. Click on the **Activate Filter Delay**.
2. Click on the **According to Filter Condition** or the **Opposite of Filter Condition** to select the waveforms to be kept.
3. Click on the **Start Edge**, **End Edge** or **Period + Delay** to set the Start Point of Filter Delay.
4. Type the value of the Delay Time into the column of the **Delay Time**.
5. Click **OK**, then click **Run** to activate the signal from the tested circuit to the Logic Analyzer.
6. The result will be displayed in the waveform display area.

7. Signal Filter and Filter Delay (cont'd)


Step 6 Stop Signal Filter/ Filter Delay

Click **Stop**, then click **Signal Filter Setup** and select **Cancel** from the Signal Filter Setup dialog box to stop the Signal Filter or the Filter Delay Setup.

 **Click Stop to check the conditions of the Signal Filter or the Filter Delay Setup, if there aren't any results.**

 **Click  icon to view all the data, and then select the waveform analysis tools to analyze the waveforms.**

Filter Delay Setup




Definitions of the **Start Edge** and the **End Edge** and the **Period + Delay** are listed as follows :


Start Edge



End Edge




Period + Delay



7. Signal Filter and Filter Delay (cont'd)

Filter Delay Setup




The delay time of signal A0 is 1 us, which is the condition of the Filter Delay Setup.

Step 7 Signal Filter Time Interval

1. Click **Show Bar** to know the length of the tested and deleted signal as shown below:

Display Bar Setup




2. The bar has two styles, which are Original and Bar; the default is Original style, which denotes the bar function cannot be used. When selecting Bar style, the bar function can be activated.
3. Bar Width, when Bar style is selected, the bar width can be set by users.



The minimum bar width is 1; the maximum bar width is 65535. If the value exceeds the range, or the font is not according to the requirement, a tip window will appear.

Signal Filter Time Interval



The Signal Filter Time Interval is limited under the following situations:

- A:** The Filter Delay and Display Bar of Signal Filter are not available under the compression mode.
- B:** The Filter Delay and Display Bar of Signal Filter are not available under the double mode.
- C:** The final two data are NULL.
- D:** Logic Analyzer supports the Signal Filter Time Interval function on condition that the time interval between signal filter must be more than two clocks.


Introduction to Logic Analysis (cont'd)

8. Noise Filter


The Noise Filter function enables the system to filter the waveform that doesn't meet users' requirements.

Basic Software Setup of Noise Filter

Step 1 Click Data on the Menu Bar, then select  Noise Filter to activate the noise filter function as the figure below.





Step 2 Transmit the tested signal to the Logic Analyzer as the figure below.




Step 3 Filter waveforms that are not bigger than 5 clocks.

The condition of Noise Filter is 5clock.




8. Noise Filter (cont'd)

Step 4 After filtering, the waveforms that are not bigger than 5 clocks are deleted.



Step 5 Reserve the original waveform: open the Noise Filter window, and then select None, the waveform will be restored.

Restore Waveform



Introduction to Logic Analysis (cont'd)


9. Data Contrast

In order to make users analyze the Data and contrast the difference of Data easily, there are adding the function of Data Contrast. The function of Data Contrast is used to compare the difference of two signal files of the same type. One is the Basic File and the other is the Contrast File. It can line out the different waveform segments of the basic file in the contrast file. Meanwhile, it can count the number of the difference.

Basic Software Setup of Data Contrast

Step 1 Click Data on the Menu Bar, then select  to open the Data Contrast Settings dialog box.

Data Contrast Interface



Activate Data Contrast: Click the checkbox to activate the function of Data Contrast.

Basic File: It is the standard contrast file.

Contrast File: It is used to compare with the Basic File.

Contrast Beginning Point: It can set the beginning point of the contrast at Trigger Bar or Beginning of Data.

Error Tolerance: It is the allowable time error when setting data contrast.

Contrast Result: It displays the same contrasted result and the different contrasted result with PASS and FAIL respectively.

Error Stat. : It displays the number of discrepant parts.

Pin Assignment: Users can select the contrastive channel.

Perform Contrast: It can activate the Contrast at once.

Display files horizontal: The waveform window of the two contrast files are displayed in horizontal. Users can select it as their requirements and the default is non-activated.

Roll the contrast waveforms synchronization: The two contrast files roll synchronously. Users can select it as their requirements and the default is non-activated.

Display files the contrast differences: It can line out the difference in the contrast waveform. Users can select it as their requirements and the default is non-activated.

Do Contrast automatically when being run: The two files will be contrasted automatically when being run.


9. Data Contrast (cont'd)

For this function, Data Contrast, we provide the SDK Development Tool for users. Users can customize the Data Contrast Interface according to their requirements. We has packed the Data Contrast UI as the GUI.DLL and designed an interface which is used for the communication between the GUI.DLL and Main Program. The GUI adopts the Non-modal Interface design, which can make the GUI Interface and Main Program Interface switch freely. When users activate the Data Contrast function, the software will search whether there is a GUI. DLL or not, then it can judge whether there is a user-defined Interface. If there is a user-defined Interface, the GUI.DLL will take effect; if there isn't, the embedded Data Contrast Interface will be activated.

Step 2 Display the contrast results in the Data Contrast dialog box.

After pressing Perform Contrast, it will display the contrast information in the contrast result. The below contents of the box are the contrast information. The information is relative simpleness; if users don't want to understand more details, you can know whether the signals of the two contrast files are completely the same or not.

Display the Contrast Results in the Data Contrast Settings Dialog Box



A0[A0].....FAIL: It indicates that there are differences in the channels of the two files.


B0[B0].....PASS: It indicates that there is no difference in the channels of the two files.

Step 3 Display the contrast results in the waveform windows. See the figure below.

It contrasts the two data files in the waveform area. The contrast waveform and the basic waveform are displayed horizontally; we can roll the mouse to contrast the waveform files; the difference of the waveforms will be lined out with the red wave line "~~~~~" in the contrast files.

9. Data Contrast (cont'd)

Display the Contrast Results in the Waveform Windows



The Data Contrast function is available for the 321000 and 322000 Modules, and it is not available for the 16064, 16128 and 32128 Modules.

Introduction to Logic Analysis (cont'd)


10. Refresh Protocol Analyzer

The Refresh Protocol Analyzer function enables the system to analyze the data between Ds and Dp again.

Basic Software Setup of Refresh Protocol Analyzer


Step 1 Click Tools on the Menu Bar, then select  or click  on the Tool Bar directly to refresh Protocol Analyzer.

Refresh Protocol Analyzer




Step 2 Transmit the tested Protocol Analyzer signal to the Logic Analyzer, for example Protocol Analyzer SPI.


Waveform before Refreshing




Step 3 Choose Select an Analytic Range to select the analysis range, and drag Ds Bar to B Bar.

Drag Ds Bar to B Bar




Step 4 Click , the Logic Analyzer will analyze the data between Ds and Dp.


Analyze the Data Between Ds and Dp



Step 5. Click  again, the waveform return the original state.

Restore the Original State



 **The Refresh Protocol Analyzer function can come into effect, while the Ds and Dp are activated.**

Introduction to Logic Analysis (cont'd)


11. Memory Analyzer

Memory Analyzer enables the system to divide the packet format in the Protocol Analyzer and display the Address and Data in an independent list. It is better for understanding the relative relationship and status of the Address and Data in the operating process of the Protocol Analyzer. Users will know the operation when they use this function. It improves the efficiency of knowing the conditions.

Basic Software Setup of Memory Analyzer


Step 1 Click Tools on the Menu Bar, then select  to activate the Memory Analyzer function.

Memory Analyzer Interface



Step 2 Open the Memory Analyzer dialog box.


Memory Analyzer Dialog Box



1. Compact Mode and Complete Mode:


Click the Right Key in the memory analyzer dialog box; there are two modes for selecting, which are the Compact Mode and the Complete Mode. See the two different figures:

Compact Mode





11. Memory Analyzer (cont'd)


Complete Mode





2. Buttons:

: It is used to find the first packet.


: It is used to find the previous packet.

: It is used to find the next packet.


: It is used to find the last packet.

: It is used to set the relative parameters for the List Window of the Memory Analyzer; see the following Option dialog box:

Option Dialog Box





Reaction Bar: The default is the A Bar; the added Bar can be displayed and selected in the pull-down menu if users have added a new Bar. The data position of the Reaction Bar will be displayed in the List Window of the Memory Analyzer.


 **The Ds/Dp Bar and T Bar can't be displayed in the pull-down menu.**

Display Width: It is used to set the display width of the List Window of the Memory Analyzer; the default is 16. Users can select the 4, 8, 16 and 32 from the pull-down menu, and they also can input a value between 1 and 100.

Color: Users can vary the color of Addr, Data(R), Data(W) and Alteration as their requirements. The default color of the Addr is black; the default color of the Data(R) is blue; the default color of the Data(W) is red; and the default color of the Alteration is gray.


 and : The Export function can select the TXT or EXCEL format to store the Data of the List Window of the Memory Analyzer; the Import function also can select the TXT or EXCEL formats to analyze the former export data.

11. Memory Analyzer (cont'd)



: It can merge with the different export files. See the Merge dialog box below.

Merge Dialog Box




Object File:


1. It is the covered file, that is to say, it is a new file.
2. It can display the path of the "Object File" and the file name.
3. It can open the "Object File" by clicking the "Open" option.

File to merge:

1. It can create the new file with the object file.
2. It can display the path of the "File to merge" and the file name.
3. It can open the "File to merge" by clicking the "Open" option.



: Pressing this button can refresh the data status of each Address data when there are some alterations in the Bus Data



: The data status of each Address will be cleaned out and returned to the original status by pressing the button.




: The Data in the List Window of the Memory Analyzer will be cleared by pressing this button and the List Window will display the alteration status of each cell. If the same Address has been written or read repetitively, the background of the cell will be gray and the list window will display the Data of the last packet. If the Address doesn't have any alteration, the Address Data will display the data of the Address without the background color. If it is the first time that the Address has been read, we confirm that the data of the packet has been altered.




: When users input the Address in this Edit Box and click the Find icon, it will go to the corresponding position which is highlighted by the Blue frame.

11. Memory Analyzer (cont'd)

Step 3 Display the Memory Analyzer function in the waveform window.


 **The Packet is read; the Address is 0X00A6; the Data are 0X0150, 0X01FA in sequence.**

Memory Analyzer Display



Step 2 Open the Memory Analyzer dialog box


Memory Analyzer Dialog Box



3. Compact Mode and Complete Mode:


Click the Right Key in the memory analyzer dialog box; there are two modes for selecting, which are the Compact Mode and the Complete Mode. See the two different figures:

Compact Mode





11. Memory Analyzer (cont'd)


Complete Mode





4. Buttons:


: It is used to find the first packet.


: It is used to find the previous packet.

: It is used to find the next packet.


: It is used to find the last packet.

: The data status of each Address will be cleaned out and returned to the original status by pressing the button.

: Pressing this button can refresh the data status of each Address data when there are some alterations in the Bus Data

: It can merge with the different export files. See the Merge dialog box below.

Merge Dialog Box



11. Memory Analyzer (cont'd)

Object File:


1. It is the covered file, that is to say, it is a new file.
2. It can display the path of the "Object File" and the file name.
3. It can open the "Object File" by clicking the "Open" option.

File to merge:

1. It can create the new file with the object file.
2. It can display the path of the "File to merge" and the file name.
3. It can open the "File to merge" by clicking the "Open" option.




and : The Export function can select the TXT or EXCEL format to store the Data of the List Window of the Memory Analyzer; the Import function also can select the TXT or EXCEL formats to analyze the former export data.



: It is used to set the relative parameters for the List Window of the Memory Analyzer; see the following Option dialog box:

Option Dialog Box



Reaction Bar: The default is the A Bar; the added Bar can be displayed and selected in the pull-down menu if users have added a new Bar. The data position of the Reaction Bar will be displayed in the List Window of the Memory Analyzer.

Note: The Ds/Dp Bar and T Bar can't be displayed in the pull-down menu.

Display Width: It is used to set the display width of the List Window of the Memory Analyzer; the default is 16. Users can select the 4, 8, 16 and 32 from the pull-down menu, and they also can input a value between 1 and 100.

Color: Users can vary the color of Addr, Data(R), Data(W) and Alteration as their requirements. The default color of the Addr is black; the default color of the Data(R) is blue; the default color of the Data(W) is red; and the default color of the Alteration is gray.

11. Memory Analyzer (cont'd)



Display Alteration: The Data in the List Window of the Memory Analyzer will be cleared by pressing this button and the List Window will display the alteration status of each cell. If the same Address has been written or read repetitively, the background of the cell will be gray and the list window will display the Data of the last packet. If the Address doesn't have any alteration, the Address Data will display the data of the Address without the background color. If it is the first time that the Address has been read, we confirm that the data of the packet has been altered.



When users input the Address in this Edit Box and click the Find icon, it will go to the corresponding position which is highlighted by the Blue frame.

Step 3 Display the Memory Analyzer function in the waveform window.



The Packet is read; the Address is 0X42; the Data are 0X4A, 0X5B in sequence.

Memory Analyzer Display

The screenshot shows the PC-Based Logic Analyzer interface. The waveform window displays a signal labeled 'Bus1(I2C)' with a highlighted packet. The packet details are: Address: 0X42, Write, A-ACK, Data: 0X4A. Below the waveform is a memory analyzer table for Bus1(I2C).

Address	Write data				Read data									
	0	1	2	3	4	5	6	7	8	9	A	B	C	D
0X00			0X89	0X9A	0XAB	0XBC	0XCD	0XCE	0XEF	0X69	0X7A	0X8B	0X9C	0XAD
0X10	0X0A	0X1B	0X2C	0X3D	0XF7	0X08	0X19	0X2A	0X18	0X29	0X3A			
0X20			0XFE	0X0F	0X20	0X31	0X42	0X53						
			...Unused:0X30~0X3F											
0X40			0X4A	0X5B	0X6C	0X7D	0X8E	0X70	0X81	0X92	0XA3			
0X50														0X49
0X60	0X7C	0X8D	0X9E	0XAF	0XC0	0XD1	0XE2							
0X70	0X47	0X58	0X69	0X7A	0X8B	0X9C	0XAD	0XBE	0XCF	0XED	0XF1	0X02	0X13	

Introduction to Logic Analysis (cont'd)

12. Multi-stacked Logic Analyzer Settings

The function of the Multi-stacked Logic Analyzer Settings is mainly for connecting the hardware of many Logic Analyzers which are the same type, and then use the software to stack the Logic Analyzers which are working independently. It can improve the functions of the Logic Analyzer, which are mainly manifested in two aspects, expanding the RAM Size and adding the number of the test channels.




1. The max. number of the Multi-stacked Logic Analyzers is four. The RAM Size of the four Logic Analyzers can reach to 128K*4 and the test channels of the four Logic Analyzers can reach to 32*4.

2. The function of the Multi-stacked Logic Analyzer Settings is available for the 32128, 321000 and 322000 Modules, and it is not available for the 16064 and 16128 Modules.

Basic Software Setup of Multi-stacked Logic Analyzer Settings


Step 1 Click Tools on the Menu Bar, then select  to activate the function of Multi-stacked Logic Analyzer Settings.

Multi-stacked Logic Analyzer Settings Interface



Step 2. Click  to open Multi-stacked Logic Analyzer Settings dialog box.

Multi-stacked Logic Analyzer Settings Dialog Box



12. Multi-stacked Logic Analyzer Settings (cont'd)

Activate Stack: Click the checkbox to activate the function of the Multi-stacked Logic Analyzer; the default is non-activated.

Stack Type: Users can select the Memory Stack and Channel Stack; the default is the Channel Stack.


Please select the Logic Analyzer for stacking: It can display all the connected Logic Analyzers and the S/N code of them. The M1 indicates the first Logic Analyzer and the M2 indicates the second Logic Analyzer; M3 and M4 are similar to the previous. Users should select two or more Logic Analyzers, but the most analyzers users can select is four.

Synchronous Channel: Select the synchronous channel from the pull-down menu. The default synchronous channel is A0.

Synchronous Trigger Condition: Select the synchronous trigger condition. Users can select the Rising Edge, Falling Edge, High and Low from the pull-down menu. The default is the Rising Edge. The function of the Synchronous Trigger Condition can only be used in the Channel Stack, that is to say, it is disabled in the Memory Stack.


Step 3 Display the function of Multi-stacked Logic Analyzer in the Memory Stack.

There are two Logic Analyzers to do the Memory Stack; the Synchronous Channel is A0; the data on the left of A Bar is captured by the first Logic Analyzer, the data on the right of A Bar is captured by the second Logic Analyzer.



Step 4 Display the function of Multi-stacked Logic Analyzer in the Channel Stack.

There are two Logic Analyzers for Channel Stack; the Synchronous Channel is A0; the Synchronous Trigger Condition is the Rising Edge; the former 32 channels (A0~A7, B0~B7, C0~C7, D0~D7) change into the 64 channels (A0~A7, B0~B7, C0~C7, D0~D7, E0~E7, F0~F7, H0~H7, I0~I7) channels.



Technical Specifications

LX 1600		<i>Only the values assigned with a tolerance or limits are guaranteed values (after a half-hour warm-up). Values without a tolerance are for information only.</i>
Characteristics		Specifications
Interface		USB 2.0 (1.1)
Operating System		Windows 2000 / Windows XP / Windows Vista / Windows 7
Power Supply		USB 1.1 (USB 2.0 recommended)
Channels		16
Sampling Rate	Internal Clock Rate (asynchronous)	100Hz ~ 200MHz
	Max External Clock (synchronous)	max. 100MHz
	Bandwidth	75MHz
Memory	Memory	4M Bits
	Memory Depth (per Channel)	128K Bits
Trigger	Trigger Channel	16 Channels
	Trigger Condition	Pattern / Edge
	Pre-Trigger Post-Trigger	yes
	Trigger Level	1 Level
	Trigger Count	1~65535
Threshold Voltage	Working Voltage	-6V~+6V
	Accuracy	± 0.1V
Protocol Analyzer (keep increasing)	I2C	integrated
	UART	integrated
	SPI	integrated

Technical Specifications (cont'd)

<i>Characteristics</i>		<i>Specifications</i>
	7-SEGMENT LED	integrated
Software Function	Operating Interface Language	Chinese (Si) / Chinese (Tr) / English
	Time Base Range	5ps~10Ms
	Vertical Sizing	1~5.5
	Compression	max. 32Mbits
	Waveform Width Display	yes
	Trigger Page	1~8192 Page
	Double Mode	yes
	Multi-stacked Logic Analyzer Settings	no
Safety Certification		FCC / CE / WEEE / RoHS



The grayed fields are optional in the software and non available.

Technical Specifications (cont'd)

Electrical Specification

Items	Minimum	Typical	Maximum
Working Voltage	DC 4.5 V	DC 5.0 V	DC 5.5 V
Current at Rest			200 mA
Current at Work			400 mA
Power at Rest			1 W
Power at Work			2W
Error in Phase Off*			1.5 nS
V_{input} of Testing Channel	DC -30V		DC 30 V
V_{Reference}	DC -6V		DC 6 V
Input Resistance		500K Ω /10pF	
Working Temperature	5 $^{\circ}$ C		70 $^{\circ}$ C
Storage Temperature	-40 $^{\circ}$ C		80 $^{\circ}$ C

General Specifications

Environment

- Reference temperature 18°C to 28°C
- Operating temperature 0°C to 40°C
- Storage temperature - 20°C to + 60°C
- Utilisation indoors
- Altitude < 2,000 m
- Relative humidity < 80 % up to 31°C

Mains power supply

- Mains voltage Use nominal range 100 to 240 VAC
- Frequency from 47 to 63 Hz
- Consumption < 16 W at 230 VAC, 50 Hz
- Fuse 2.5 A / 250 V / delayed
- Detachable mains power cable

Safety

As per IEC 61010-1 (2001):

- Insulation class 1
- Degree of pollution 2
- Category of power supply overvoltage: CAT II 240 V
- "Measurement" input overvoltage category CAT II 300 V



This equipment is designed to conform to current EMC standards and its compatibility has been tested as per NF Standard EN 61326-1 + A1 :

Immunity Influence quantity: 5 mV in the presence of a magnetic field of 3 V/m
Influence quantity: 10 mV in the presence of a magnetic field of 10 V/m

Mechanical Specifications

Casing

- Dimensions 270 x 213 x 63 (in mm)
- Weight 1.8 kg
- Materials ABS VO (self-extinguishing)
- Sealing IP 30

Packaging

- Dimensions 300 (l) x 330 (L) x 230 (D) in mm

Supply

Accessories

- Logic Analyzer x 1
- User's manual CD x 1
- 8-Pin Testing Cable x 2
- Probe x 20
- USB Cable x 1
- Installation Guide x 2
- Driver CD** x 1
- 1-Pin Testing Cable (White) x 1
- 2-Pin Testing Cable (Black) x 1
- Safety cables x 5
- Simplified connecting card x 1